Patents Examined by Ori Nadav
-
Patent number: 11978758Abstract: Methods for forming via last through-vias. A method includes providing an active device wafer having a front side including conductive interconnect material disposed in dielectric layers and having an opposing back side; providing a carrier wafer having through vias filled with an oxide extending from a first surface of the carrier wafer to a second surface of the carrier wafer; bonding the front side of the active device wafer to the second surface of the carrier wafer; etching the oxide in the through vias in the carrier wafer to form through oxide vias; and depositing conductor material into the through oxide vias to form conductors that extend to the active carrier wafer and make electrical contact to the conductive interconnect material. An apparatus includes a carrier wafer with through oxide vias extending through the carrier wafer to an active device wafer bonded to the carrier wafer.Type: GrantFiled: February 3, 2021Date of Patent: May 7, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Szu-Ying Chen, Pao-Tung Chen, Dun-Nian Yaung, Jen-Cheng Liu
-
Patent number: 11943923Abstract: Embodiments of methods to form three-dimensional (3D) memory devices include the following operations. First, an initial channel hole is formed in a stack structure of a plurality first layers and a plurality of second layers alternatingly arranged over a substrate. An offset is formed between a side surface of each one of the plurality of first layers and a side surface of each one of the plurality of second layers on a sidewall of the initial channel hole to form a channel hole. A semiconductor channel is formed by filling the channel hole with a channel-forming structure, the semiconductor channel having a memory layer including a plurality of first memory portions each surrounding a bottom of a respective second layer and a plurality of second memory portions each connecting adjacent first memory portions.Type: GrantFiled: August 14, 2019Date of Patent: March 26, 2024Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventor: Li Hong Xiao
-
Patent number: 11935880Abstract: A dynamic random access memory (DRAM) device is provided. The DRAM device includes a circuit substrate, a light emitting element, a first light-permeable thermal dissipation element, and a first light blocking element. At least one DRAM chip is disposed on the circuit substrate. The light emitting element is disposed on the circuit substrate and coupled to the circuit substrate. The first light-permeable thermal dissipation element is disposed on the circuit substrate. The first light blocking element is disposed between the first light-permeable thermal dissipation element and the circuit substrate, and the first light blocking element is disposed on the first light-permeable thermal dissipation element.Type: GrantFiled: January 30, 2019Date of Patent: March 19, 2024Assignee: ADATA TECHNOLOGY CO., LTD.Inventors: Tsung-Hsing Kuo, Wen-Tsung Chen, Yu-Ning Lee, Tzu-Jan Tai
-
Patent number: 11925011Abstract: Fin-based well straps are disclosed for improving performance of memory arrays, such as static random access memory arrays. An exemplary integrated circuit (IC) device includes a FinFET disposed over a doped region of a first type dopant. The FinFET includes a first fin having a first width doped with the first type dopant and first source/drain features of a second type dopant. The IC device further includes a fin-based well strap disposed over the doped region of the first type dopant. The fin-based well strap connects the doped region to a voltage. The fin-based well strap includes a second fin having a second width doped with the first type dopant and second source/drain features of the first type dopant. The second width is greater than the first width. For example, a ratio of the second width to the first width is greater than about 1.1 and less than about 1.5.Type: GrantFiled: July 26, 2022Date of Patent: March 5, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTDInventor: Jhon Jhy Liaw
-
Patent number: 11917872Abstract: Provided is a display device including: a substrate having a display area and a peripheral area outside the display area; a first transistor and a second transistor each located over the display area of the substrate and arranged at different levels on the substrate; and a plurality of wirings located over the peripheral area of the substrate, wherein the plurality of wirings include first wirings and second wirings, the first wirings and the second wirings being located at different levels on the substrate and are alternately arranged with each other.Type: GrantFiled: May 8, 2019Date of Patent: February 27, 2024Assignee: Samsung Display Co., Ltd.Inventors: Yoonjong Cho, Seokje Seong, Jaehyun Lee
-
Patent number: 11908804Abstract: The present invention provides an array substrate and a display panel. The array substrate includes a substrate, a first metal layer, a second metal layer, a pixel electrode layer, and an alignment identification terminal that are sequentially stacked. The alignment identification terminal is disposed in at least one of the first metal layer and the second metal layer, and is at least partially disposed in a sub-pixel electrode region. An arrangement of the alignment identification terminal is no longer limited by a narrow frame, and a size can be made larger to meet the needs of a CCD identification, ensuring an accuracy of identification and alignment.Type: GrantFiled: December 17, 2019Date of Patent: February 20, 2024Assignee: SHENZHEN CHINA STAR OPTOELECTRONICS SEMICONDUCTOR DISPLAY TECHNOLOGY CO., LTD.Inventors: Linfeng Liu, Aihua Tang, Yanxi Ye, Chihming Yang, Yunglun Lin
-
Patent number: 11901354Abstract: The disclosure provides an array substrate, a manufacturing method thereof and a display device. The array substrate includes a plurality of conductive lines and an electrostatic protection circuit on a base substrate. At least some of the conductive lines are connected through the electrostatic protection circuit. Two conductive lines connected with the electrostatic protection circuit are respectively a first conductive line and a second conductive line. The electrostatic protection circuit includes a first transistor, a second transistor, and a first capacitor. A first electrode of the first transistor, a first electrode of the second transistor and a gate electrode of the second transistor are connected to the second conductive line, and a second electrode of the first transistor, a second electrode of the second transistor and a gate electrode of the first transistor are connected to the first conductive line.Type: GrantFiled: June 3, 2020Date of Patent: February 13, 2024Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Chunping Long, Hui Li
-
Patent number: 11894388Abstract: The application discloses a method adapted to manufacture an array substrate and a display panel. The method includes: forming a photoresist layer, a source and a drain; post-baking the photoresist layer, so that the photoresist layer flows to the position of a channel; etching a semiconductor layer to obtain a preset pattern; and peeling off the photoresist layer.Type: GrantFiled: October 27, 2022Date of Patent: February 6, 2024Assignee: HKC CORPORATION LIMITEDInventor: Bei Zhou Huang
-
Patent number: 11894385Abstract: An electronic device includes a flexible substrate and a driving component. In the flexible substrate, a first side region, a second side region and a first cutting structure are disposed in a peripheral region, wherein a display region and the first side region are separated by a first edge of the display region, the display region and the second side region are separated by a second edge of the display region, the first edge and the second edge are respectively parallel to a first direction and a second direction perpendicular to the first direction, the first cutting structure has a first endpoint and two edges separated by the first endpoint and respectively belonging to the first side region and the second side region. The driving component overlaps the flexible substrate in a top view direction perpendicular to the first direction and the second direction.Type: GrantFiled: July 29, 2022Date of Patent: February 6, 2024Assignees: HannStar Display (Nanjing) Corporation, HANNSTAR DISPLAY CORPORATIONInventor: Yen-Chung Chen
-
Patent number: 11894390Abstract: A display substrate and a manufacturing method thereof and a display panel are disclosed. The display substrate includes a base substrate, a connection electrode, a conductive sealant, a plurality of via-holes respectively in different layers and a bridge electrode. The connection electrode is on the base substrate; the conductive sealant is at a side, away from the base substrate, of the connection electrode and is electrically connected with the connection electrode via the plurality of via-holes respectively in different layers; the bridge electrode is at least partially in at least one via-hole of the plurality of via-holes, and is electrically connected with the connection electrode and the conductive sealant; in a direction perpendicular to the base substrate, the plurality of via-holes are at least partially not overlapped with each other.Type: GrantFiled: January 22, 2020Date of Patent: February 6, 2024Assignees: CHONGQING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD., BOE TECHNOLOGY GROUP CO., LTD.Inventors: Yutong Yang, Zhonghao Huang, Zhiyong Ning, Kai Wang, Rui Wang
-
Patent number: 11869829Abstract: In accordance with the present description, there is provided multiple embodiments of a semiconductor device. In each embodiment, the semiconductor device comprises a substrate having a conductive pattern formed thereon. In addition to the substrate, each embodiment of the semiconductor device includes at least one semiconductor die which is electrically connected to the substrate, both the semiconductor die and the substrate being at least partially covered by a package body of the semiconductor device. In certain embodiments of the semiconductor device, through-mold vias are formed in the package body to provide electrical signal paths from an exterior surface thereof to the conductive pattern of the substrate. In other embodiments, through mold vias are also included in the package body to provide electrical signal paths between the semiconductor die and an exterior surface of the package body.Type: GrantFiled: July 10, 2020Date of Patent: January 9, 2024Assignee: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Dong Joo Park, Jin Seong Kim, Ki Wook Lee, Dae Byoung Kang, Ho Choi, Kwang Ho Kim, Jae Dong Kim, Yeon Soo Jung, Sung Hwan Cho
-
Patent number: 11862647Abstract: Various embodiments relate to a stackable 3D artificial neural network device and a manufacturing method thereof. According to various embodiments, a device is manufactured to include a substrate, a neuron block placed on some areas on one side of the substrate, a synapse block placed on the rest of the areas on one side of the substrate, and the neuron block and the synapse block may include at least one first channel element arranged on one side of the substrate and at least one second channel element stacked on the first channel element.Type: GrantFiled: December 8, 2020Date of Patent: January 2, 2024Assignee: KOREA ADVANCED INSTITUTE OF SCIENCE AND TECHNOLOGYInventors: Sanghyeon Kim, Seong Kwang Kim
-
Patent number: 11848330Abstract: A display device is provided.Type: GrantFiled: May 15, 2020Date of Patent: December 19, 2023Assignee: Samsung Display Co., Ltd.Inventors: June Hwan Kim, Tae Young Kim, Jong Woo Park, Young Tae Choi, Hyun Cheol Hwang, Ki Ju Im
-
Patent number: 11824061Abstract: A display device includes a plurality of pixels respectively coupled to scan lines and data lines intersecting the scan lines, wherein at least some of the pixels includes a driving transistor including a substrate, a first insulating layer disposed on the substrate, a first active layer disposed on the first insulating layer, a first gate electrode disposed on the first active layer, and a first source electrode and a first drain electrode electrically connected to the first active layer, the first drain electrode being spaced apart from the first source electrode by a first distance, and a switching transistor including a second gate electrode disposed between the substrate and the first insulating layer, a second active layer disposed on the same layer as the first active layer, and a second source electrode and a second drain electrode electrically connected to the second active layer, the second drain electrode being spaced apart from the second source electrode by a second distance different from the fiType: GrantFiled: February 5, 2020Date of Patent: November 21, 2023Assignee: Samsung Display Co., Ltd.Inventors: Joon Seok Park, Tae Sang Kim, Yeon Keon Moon, Geun Chul Park, Jun Hyung Lim, Kyung Jin Jeon
-
Patent number: 11804494Abstract: The disclosure discloses an array substrate and a preparation method thereof, a display panel and a display device. The array substrate includes: a substrate, and a first metal layer, a metal oxide layer and a second metal layer which are sequentially stacked and isolated from each other on the substrate; the first metal layer includes a light shading metal, a first electrode, and an anti-static line; the metal oxide layer includes a first active layer; the second metal layer includes a gate line and a second electrode; the gate line is connected with the anti-static line through a first TFT, one of the first electrode and the second electrode forms the source and drain electrodes of the first TFT, and the other forms the gate electrode of the first TFT; and the source is electrically connected with the gate line, and the drain is electrically connected with the anti-static line.Type: GrantFiled: June 16, 2021Date of Patent: October 31, 2023Assignees: Hefei Xinsheng Optoelectronics Technology Co., Ltd., BOE Technology Group Co., Ltd.Inventors: Haitao Wang, Jun Cheng, Ming Wang, Qinghe Wang, Jun Wang, Tongshang Su
-
Patent number: 11791385Abstract: A transistor comprising an active region having a channel layer, with source and drain electrodes formed in contact with the active region and a gate formed between the source and drain electrodes and in contact with the active region. A spacer layer is on at least part of the surface of the plurality of active region between the gate and the drain electrode and between the gate and the source electrode. A field plate is on the spacer layer and extends on the spacer and over the active region toward the drain electrode. The field plate also extends on the spacer layer over the active region and toward the source electrode. At least one conductive path electrically connects the field plate to the source electrode or the gate.Type: GrantFiled: March 11, 2005Date of Patent: October 17, 2023Assignee: Wolfspeed, Inc.Inventors: Yifeng Wu, Primit Parikh, Umesh Mishra, Scott Sheppard
-
Patent number: 11784107Abstract: A semiconductor device is provided with a first layer having a first layer conductive contact and being doped at a first concentration of a first dopant type. The first dopant type being a P type dopant. A second layer is on top the first layer and being doped at a second concentration of the first dopant type. The second concentration being less than the first concentration. A third layer is on top of the second layer and having a third layer conductive contact and being doped with a second dopant type, the second dopant type being an N type dopant. A fourth layer is on top of the third layer and having a fourth layer conductive contact and being doped with the first dopant type, wherein at least one of the first and second layers is a boron arsenide (BAs) layer.Type: GrantFiled: September 26, 2022Date of Patent: October 10, 2023Assignee: Northrop Grumman Systems CorporationInventors: John A. Starkovich, Jesse B. Tice, Vincent Gambin
-
Patent number: 11777036Abstract: Some embodiments include an integrated assembly having an upwardly-extending structure with a sidewall surface. Two-dimensional-material extends along the sidewall surface. First electrostatic-doping-material is adjacent a lower region of the two-dimensional-material, insulative material is adjacent a central region of the two-dimensional-material, and second electrostatic-doping-material is adjacent an upper region of the two-dimensional-material. A conductive-gate-structure is over the first electrostatic-doping-material and adjacent to the insulative material. Some embodiments include methods of forming integrated assemblies.Type: GrantFiled: August 27, 2020Date of Patent: October 3, 2023Assignee: Micron Technology, Inc.Inventors: David K. Hwang, Richard J. Hill, Gurtej S. Sandhu
-
Patent number: 11769794Abstract: The present disclosure provides a method for manufacturing a high voltage semiconductor device which includes providing a semiconductor substrate; forming at least one first isolation structure and at least one second isolation structure in the semiconductor substrate; forming a gate structure on the semiconductor substrate and at a side of the at least one first isolation structure; and forming at least one first drift region in the semiconductor substrate at a side of the gate structure, in which a bottom of the at least one first isolation structure and a bottom of the at least one second isolation structure are deeper than a bottom of the first drift region.Type: GrantFiled: September 23, 2021Date of Patent: September 26, 2023Assignee: Yangtze Memory Technologies Co., Ltd.Inventor: Chao Sun
-
Patent number: 11756797Abstract: A etching method of a copper-molybdenum film and an array substrate are provided. The etching method of a copper-molybdenum film includes forming a copper-molybdenum film on a substrate; forming a photoresist in a predetermined pattern on the copper-molybdenum film; etching a copper film of the copper-molybdenum film with an acidic first etching solution; etching a molybdenum film of the copper-molybdenum film with a neutral or basic second etching solution, to form the copper-molybdenum film in the predetermined pattern.Type: GrantFiled: April 23, 2020Date of Patent: September 12, 2023Assignee: TCL China Star Optoelectronics Technology Co., Ltd.Inventor: Yuan Mei