Patents Examined by Patricia A. George
-
Patent number: 7524432Abstract: A method of forming a metal pattern comprising forming a metal film having a lower layer made of a metal and an upper layer made of a metal different from the metal of the lower layer, forming a resist film having a predetermined pattern on the upper layer, and patterning the metal film by etching the metal film using the resist film as a mask. Here, patterning the metal film comprises etching the upper layer, immersing the resist film and the upper layer in a pretreatment liquid containing a nonionic surfactant after the first etching process, and etching the lower layer after the immersing process.Type: GrantFiled: March 15, 2007Date of Patent: April 28, 2009Assignee: Seiko Epson CorporationInventors: Shinya Momose, Kazushige Hakeda
-
Patent number: 7524772Abstract: After forming a resist film made from a chemically amplified resist material, pattern exposure is carried out by selectively irradiating the resist film with exposing light while supplying, onto the resist film, water that includes triphenylsulfonium nonaflate, that is, an acid generator, and is circulated and temporarily stored in a solution storage. After the pattern exposure, the resist film is subjected to post-exposure bake and is then developed with an alkaline developer. Thus, a resist pattern made of an unexposed portion of the resist film can be formed in a good shape.Type: GrantFiled: October 21, 2005Date of Patent: April 28, 2009Assignee: Panasonic CorporationInventors: Masayuki Endo, Masaru Sasago
-
Patent number: 7514348Abstract: A general process is described for filling a hole or trench at the surface of an integrated circuit without trapping voids within the filler material. A particular application is the filling of a trench with copper in order to form damascene wiring. First, a seed layer is deposited in the hole or trench by means of PVD. This is then followed by a sputter etching step which removes any overhang of this seed layer at the mouth of the trench or hole. A number of process variations are described including double etch/deposit steps, varying pressure and voltage in the same chamber to allow sputter etching and deposition to take place without breaking vacuum, and reduction of contact resistance between wiring levels by reducing via depth.Type: GrantFiled: September 25, 2007Date of Patent: April 7, 2009Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Shau-Lin Shue, Mei-Yun Wang, Chen-Hua Yu
-
Patent number: 7497958Abstract: The invention includes methods of forming reticles configured for imprint lithography, methods of forming capacitor container openings, and methods in which capacitor container openings are incorporated into DRAM arrays. An exemplary method of forming a reticle includes formation of a radiation-imageable layer over a material. A lattice pattern is then formed within the radiation-imageable layer, with the lattice pattern defining a plurality of islands of the radiation-imageable layer. The lattice-patterned radiation-imageable layer is utilized as a mask while subjecting the material under the lattice-patterned layer to an etch which transfers the lattice pattern into the material. The etch forms a plurality of pillars which extend only partially into the material, with the pillars being spaced from one another by gaps. The gaps are subsequently narrowed with a second material which only partially fills the gaps.Type: GrantFiled: June 21, 2006Date of Patent: March 3, 2009Assignee: Micron Technology, Inc.Inventor: Gurtej S. Sandhu
-
Patent number: 7497966Abstract: The present invention is related to a chemical-mechanical polishing slurry for shallow trench isolation, more concretely, to a chemical-mechanical polishing slurry comprising an aqueous abrasive solution comprised of deionized water, polishing particles, and a polishing particle dispersant; and an aqueous additive solution comprised of a carboxylic acid polymer compound, a nitrogen-containing organic cyclic compound, and an amine-group compound. The removal selectivity of the slurry may be improved by significantly lowering the speed of polishing of nitride film by adding a nitrogen-containing organic cyclic compound to an acrylic acid polymer compound, and by increasing the speed of removal of silicon oxide film by adding an amine-group compound, which is an accelerator of hydrolysis of silicon oxide film.Type: GrantFiled: March 24, 2005Date of Patent: March 3, 2009Assignee: Hanwha Chemical CorporationInventors: Ho-Seong Nam, Jin-Seo Lee, Gui-Ryong Ahn
-
Patent number: 7491650Abstract: The invention includes an etchant composition containing isopropyl alcohol and one or more of HF, NH4F and tetramethyl ammonium fluoride (TMAF). The invention encompasses a method of processing a substrate. A substrate is provided which has a first material containing at least one of polysilicon, monocrystalline silicon and amorphous silicon, and a second material. The substrate is exposed to an etch composition which comprises isopropyl alcohol and at least one of HF, NH4F and TMAF. The invention includes a method of processing a semiconductor construction including providing a construction which has a capacitor electrode material and an oxide material along at least a portion of the capacitor electrode material. At least some of the oxide material is removed by isotropic etching utilizing an etchant composition comprising isopropyl alcohol.Type: GrantFiled: July 27, 2005Date of Patent: February 17, 2009Assignee: Micron Technology, Inc.Inventors: Janos Fucsko, Grady S. Waldo, Joseph Wiggins, Prashant Raghu
-
Patent number: 7488688Abstract: A method for removing an oxide layer such as a natural oxide layer and a semiconductor manufacturing apparatus which uses the method to remove the oxide layer. A vertically movable susceptor is installed at the lower portion in a processing chamber and a silicon wafer is loaded onto the susceptor when it is at the lower portion of the processing chamber. The air is exhausted from the processing chamber to form a vacuum condition therein. A hydrogen gas in a plasma state and a fluorine-containing gas are supplied into the processing chamber to induce a chemical reaction with the oxide layer on the silicon wafer, resulting in a reaction layer. Then, the susceptor is moved up to the upper portion of the processing chamber, to anneal the silicon wafer on the susceptor with a heater installed at the upper portion of the processing chamber, thus vaporizing the reaction layer. The vaporized reaction layer is exhausted out of the chamber.Type: GrantFiled: November 29, 2004Date of Patent: February 10, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-pil Chung, Kyu-whan Chang, Sun-jung Lee, Kun-tack Lee, Im-soo Park, Kwang-wook Lee, Moon-hee Lee
-
Patent number: 7488685Abstract: Methods for patterning integrated circuit (IC) device arrays employing an additional mask process for improving center-to-edge CD uniformity are disclosed. In one embodiment, a repeating pattern of features is formed in a masking layer over a first region of a substrate. Then, a blocking mask is applied over the features in the masking layer. The blocking mask is configured to differentiate array regions of the first region from peripheral regions of the first region. Subsequently, the pattern of features in the array regions is transferred into the substrate. In the embodiment, an etchant can be uniformly introduced to the masking layer because there is no distinction of center/edge in the masking layer. Thus, CD uniformity can be achieved in arrays which are later defined.Type: GrantFiled: April 25, 2006Date of Patent: February 10, 2009Assignee: Micron Technology, Inc.Inventor: David Kewley
-
Patent number: 7485891Abstract: A multi-bit phase change memory cell including a stack of a plurality of conductive layers and a plurality of phase change material layers, each of the phase change material layers disposed between a corresponding pair of conductive layers and having electrical resistances that are different from one another.Type: GrantFiled: November 20, 2003Date of Patent: February 3, 2009Assignee: International Business Machines CorporationInventors: Hendrik F. Hamann, Chung Hon Lam, Michelle Leigh Steen, Hon-Sum Philip Wong
-
Patent number: 7479454Abstract: A method and system for monitoring status of a system component during a process. The method includes exposing a system component to a reactant gas during a process, where the reactant gas is capable of etching the system component material to form an erosion product, and monitoring release of the erosion product during the process to determine status of the system component. Processes that can be monitored include a chamber cleaning process, a chamber conditioning process, a substrate etching process, and a substrate film formation process. The system component can be a consumable system part such as a process tube, a shield, a ring, a baffle, an injector, a substrate holder, a liner, a pedestal, a cap cover, an electrode, and a heater, any of which can further include a protective coating.Type: GrantFiled: September 30, 2003Date of Patent: January 20, 2009Assignee: Tokyo Electron LimitedInventors: David L. O'Meara, Daniel Craig Burdett, Stephen H. Cabral, Gert Leusink, John William Kostenko, Cory Wajda
-
Patent number: 7468322Abstract: A method is provided for removing conductive material from a metal layer deposited on a wafer having die level thickness variations on its surface. The method includes contacting the metal layer with a composition capable of planarizing die level thickness variations while using a current having a current density within a range of between about 5 mA/cm2 and about 40 mA/cm2, applying a first current to the wafer having a current density within a range of between about 5 mA/cm2 and about 20 mA/cm2 to remove a first portion of the metal layer to thereby planarize the wafer surface, and administering a second current to the wafer having a current density within a range of between about 20 mA/cm2 and about 40 mA/cm2 to remove a second portion of the metal layer and to leave a third portion of the metal layer on the wafer having a predetermined thickness.Type: GrantFiled: April 26, 2005Date of Patent: December 23, 2008Assignee: Novellus Systems, Inc.Inventor: Vishwas Hardikar
-
Patent number: 7455790Abstract: A plasma processing method using a spectroscopic processing unit which includes separating spectrally plasma radiation emitted from a vacuum process chamber into component spectra, converting the component spectra into a time series of analogue electric signals composed of different wavelength components at a predetermined period, adding together analogue signals of the different wavelength components, converting a plurality of added signals into digital quantities on a predetermined-period basis, digitally adding together the plurality of added and converted signals a plural number of times on a plural-signal basis, determining discriminatively an end point of a predetermined plasma process on the basis of a signal resulting from the digital addition step, and terminating the predetermined plasma process.Type: GrantFiled: March 10, 2005Date of Patent: November 25, 2008Assignees: Hitachi, Ltd., Hitachi High-Technologies CorporationInventors: Tetsunori Kaji, Shizuaki Kimura, Tatehito Usui, Takashi Fujii
-
Patent number: 7456103Abstract: The present invention provides a surface-modified resist pattern which contains a resist pattern having low etch resistance by itself but having a modified and etch-resistant surface and is suitable for fine and high-definition patterning, and a method for efficiently forming the same. The method forms a surface-modified resist pattern having an etch-resistant surface by selectively depositing an organic compound on a resist pattern. The deposition is preferably carried out by using plasma of a gas. The method preferably includes arranging the organic compound so as to face the resist pattern, the organic compound having been deposited on a base material, and depositing the organic compound onto the resist pattern. The plasma of the gas is preferably introduced from an opposite side of the base material to the organic compound deposited thereon.Type: GrantFiled: August 18, 2005Date of Patent: November 25, 2008Assignee: Fujitsu LimitedInventors: Koji Nozaki, Masayuki Takeda
-
Patent number: 7455788Abstract: A nanoscale lithographic method in which a reusable conductive mask, having a pattern of conductive surfaces and insulating surfaces, is positioned upon a substrate whose surface contains an electrically responsive resist layer over a buried conductive layer. When an electric field is applied between the conductive mask and buried conductive layer, the resist layer is altered in portions adjacent the conductive areas of the mask. Selective processing is performed on the surface of the substrate, after mask removal, to remove portions of the resist layer according to the pattern transferred from the mask. The substrate may be a target substrate, or the substrate may be utilized for a lithographic masking step of another substrate. In one aspect of the invention the electrodes to which the charge is applied are divided, such as into a plurality of rows and columns wherein any desired pattern may be created without the need to fabricate specific masks.Type: GrantFiled: June 29, 2006Date of Patent: November 25, 2008Assignee: The Regents of the University of CaliforniaInventor: Yong Chen
-
Patent number: 7452821Abstract: A method is disclosed by means of which contact holes (K1), (K2) and (K3), leading to integrated components can be produced with just one structuring mask, whereby contact holes (K1) and (K3) lead to contact regions (25e, 45e) in the substrate (5) and contact holes (K2) lead to contact regions (35c, 50c) located on layer stacks (35, 50). An auxiliary layer is used for the etching of contact holes (K1), (K2), (K3), which covers a part of the contact holes and thus serves as a selection mask. The auxiliary layer can be structured with a low-resolution lithography in comparison with the mask, such that only one single high-resolution lithography is necessary for the formation of all contact holes (K1), (K2), (K3). The method is particularly suitable for the simultaneous production of contact holes for transistors in the cell field and the logic field of a DRAM.Type: GrantFiled: April 18, 2002Date of Patent: November 18, 2008Assignee: Infineon Technologies AGInventors: Ulrike Gruening-Von Schwerin, Wolfgang Gustin, Klaus-Dieter Morhard
-
Patent number: 7446050Abstract: A method for improving a polysilicon gate electrode profile to avoid preferential RIE etching in a polysilicon gate electrode etching process including carrying out a multi-step etching process wherein at least one of a lower RF source power and RF bias power are reduced to complete a polysilicon etching process and an in-situ plasma treatment with an inert gas plasma is carried out prior to neutralize an electrical charge imbalance prior to carrying out an overetch step.Type: GrantFiled: August 4, 2003Date of Patent: November 4, 2008Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: M. C. Chang, L. T. Lin, Y. I. Wang, Y. H. Chiu, H. J. Tao
-
Patent number: 7442648Abstract: The present invention relates to a method for fabricating a semiconductor device using tungsten as a sacrificial hard mask material. The method includes the steps of: forming a layer on an etch target layer; forming a photoresist pattern on the layer; etching the layer by using the photoresist pattern as an etch mask along with use of a plasma containing CHF3 gas to form a sacrificial hard mask; and etching the etch target layer by using at least the sacrificial hard mask as an etch mask, thereby obtaining a predetermined pattern.Type: GrantFiled: June 10, 2005Date of Patent: October 28, 2008Assignee: Hynix Semiconductor Inc.Inventors: Kwang-Ok Kim, Yun-Seok Cho, Seung-Chan Moon, Jin-Ki Jung, Sung-Kwon Lee, Jun-Hyeub Sun, Dong-Duk Lee, Jin-Woong Kim, Gyu-Han Yoon
-
Patent number: 7425392Abstract: A lithographic template, a method of forming the lithographic template and a method for forming devices with the lithographic template is provided. The lithographic template (10) and the method of making comprises forming a transparent conductive layer (16) over a substrate (12). A SiCN layer (18) is formed over the transparent conductive layer (16), and a patterning layer (20) formed on the SiCN layer (18). The SiCN layer (18) is converted to an SiO2 layer by applying an O2 plasma (23). The SiO2 layer prevents damage to the transparent conductive layer (16) during cleaning and provides a binding mechanism for the imprint release coating.Type: GrantFiled: August 26, 2005Date of Patent: September 16, 2008Assignee: Motorola, Inc.Inventors: Kevin J. Nordquist, Jeffrey H. Baker, William J. Dauksher
-
Patent number: 7419611Abstract: A method of forming an image. The method includes: a transfer layer on a substrate; forming on the transfer layer, an etch barrier layer; pressing a template having a relief pattern into the etch barrier layer; exposing the etch barrier layer to actinic radiation forming a cured etch barrier layer having thick and thin regions corresponding to the relief pattern; removing the template; removing the thin regions of the cured etch barrier layer; removing regions of the transfer layer not protected by the etch barrier layer; removing regions of the substrate not protected by the transfer layer and any remaining etch barrier layer; and removing remaining transfer layer. The transfer layer may be removed using a solvent, the etch barrier layer may include a release agent and an adhesion layer may be formed between the transfer layer and the etch barrier layer. A reverse tone process is also described.Type: GrantFiled: September 2, 2005Date of Patent: September 2, 2008Assignee: International Business Machines CorporationInventors: Richard Anthony DiPietro, Mark Whitney Hart, Frances Anne Houle, Hiroshi Ito
-
Patent number: 7416681Abstract: An etching solution for a multiple layer of copper and molybdenum includes: about 5% to about 30% by weight of a hydrogen peroxide; about 0.5% to about 5% by weight of an organic acid; about 0.2% to about 5% by weight of a phosphate; about 0.2% to about 5% by weight of a first additive having nitrogen; about 0.2% to about 5% by weight of a second additive having nitrogen; about 0.01% to about 1.0% by weight of a fluoric compound; and de-ionized water making a total amount of the etching solution 100% by weight.Type: GrantFiled: December 11, 2003Date of Patent: August 26, 2008Assignees: LG Display Co., Ltd., Dong-Woo Fine Chem Co., Ltd.Inventors: Seong-Su Kim, Yong-Suk Choi, Gee-Sung Chae, Gyoo-Chul Jo, Oh-Nam Kwon, Kyoung-Mook Lee, Yong-Sup Hwang, Seung-Yong Lee