Patents Examined by Paul E Patton
-
Patent number: 7619256Abstract: An electro-optical device includes an element substrate having a plurality of pixel regions; thin-film transistors, arranged in the pixel regions, including gate electrodes, portions of a gate insulating layer, and semiconductor layers; pixel electrodes electrically connected to drain regions of the thin-film transistors; and storage capacitors including lower electrodes and upper electrodes that are opposed to the lower electrodes with insulating layers disposed therebetween, the insulating layers being made of the same material as that for forming the gate insulating layer. The upper electrodes overlap with some of end portions of the lower electrodes. The gate insulating layer has thin portions located in inner portions of regions overlapping with the lower and upper electrodes and thick portions which are located in regions overlapping with the upper electrodes and the end portions of the lower electrodes and which have a thickness greater than that of the thin portions.Type: GrantFiled: March 30, 2007Date of Patent: November 17, 2009Assignee: Epson Imaging Devices CorporationInventors: Yukiya Hirabayashi, Takashi Sato
-
Patent number: 7619437Abstract: A structure comprising (i) a first information device, (ii) a second information device, (iii) a first coupling element and (iv) a second coupling element is provided. The first information device has at least a first lobe and a second lobe that are in electrical communication with each other. The second information device and has at least a first lobe and a second lobe that are in electrical communication with each other. The first coupling element inductively couples the first lobe of the first information device to the first lobe of the second information device. The second coupling element inductively couples the first lobe of the first information device to the second lobe of the second information device.Type: GrantFiled: October 10, 2005Date of Patent: November 17, 2009Assignee: D-Wave Systems, Inc.Inventors: Murray Thom, Andrew J. Berkley, Alexander Maassen van den Brink
-
Patent number: 7615415Abstract: A vertical stack type multi-chip package is provided having improved reliability by increasing the grounding performance and preventing the decrease in reliability of the multi-chip package from moisture penetration into a lower semiconductor chip. The vertical stack type multi-chip package comprises an organic substrate having a printed circuit pattern on which a semiconductor chip is mounted. A first semiconductor chip is mounted on a die bonding region of the organic substrate and is electrically connected to the organic substrate through a first wire. A metal stiffener is formed on the first semiconductor chip and connected to the organic substrate by a first ground unit around the first semiconductor chip. An encapsulant is used to seal the first semiconductor chip below the metal stiffener. A second semiconductor chip, which is larger in size than that the first semiconductor chip, is mounted on the metal stiffener and connected by a second ground unit.Type: GrantFiled: July 23, 2007Date of Patent: November 10, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Heung-kyu Kwon, Tae-hun Kim, Su-chang Lee
-
Patent number: 7615786Abstract: A thin film transistor of the present invention has an active layer including at least source, drain and channel regions formed on an insulating surface. A high resistivity region is formed between the channel region and each of the source and drain regions. A film capable of trapping positive charges therein is provided on at least the high resistivity region so that N-type conductivity is induced in the high resistivity region. Accordingly, the reliability of N-channel type TFT against hot electrons can be improved.Type: GrantFiled: October 31, 2007Date of Patent: November 10, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Yasuhiko Takemura, Satoshi Teramoto
-
Patent number: 7608507Abstract: A NAND includes a device isolation pattern disposed in a region of a substrate defining a plurality of active regions. Memory transistors having memory gate patterns, constituting a cell string, cross the plurality of active regions. Select transistors are disposed over the memory transistors, and lower plugs are disposed on each side of the cell string to electrically connect the plurality of active regions on both sides of the cell string and the select transistors.Type: GrantFiled: July 3, 2008Date of Patent: October 27, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Ji-Hwon Lee, Sung-Hoi Hur
-
Patent number: 7608892Abstract: To reduce the adverse affect that characteristics of end portions of a channel forming region of a semiconductor film have on characteristics of a transistor. A gate electrode is formed over a channel forming region of a semiconductor film over a substrate, with a gate insulating film interposed therebetween. The semiconductor film is disposed in a region inside end portions of the gate insulating film. A side surface of the channel forming region is not in contact with at least the gate insulating film, so there is a space enclosed by the substrate, the side surface of the channel forming region, and the gate insulating film. Further, the side surface of the channel forming region is not necessarily in contact with the gate electrode. There may be a space enclosed by the substrate, the side surface of the channel forming region, the gate insulating film, and the gate electrode.Type: GrantFiled: April 12, 2007Date of Patent: October 27, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Masayuki Sakakura
-
Patent number: 7605461Abstract: A chip package structure including a circuit pattern, a frame, a first adhesive layer, a plurality of leads, an insulating adhesive layer, a chip, a plurality of first bonding wires, a plurality of second bonding wires, and a molding compound is provided. The frame and leads are disposed around the circuit pattern. The first adhesive layer fastens the frame and the circuit pattern. The insulating adhesive layer is disposed between the leads and the frame. The chip has a plurality of bonding pads and is disposed on the first adhesive layer. The first bonding wires electrically connect the bonding pads individually to the circuit pattern. The second bonding wires electrically connect the leads individually to the circuit pattern. Thus, the bonding pads are electrically connected with the leads through the first bonding wires, the circuit pattern, and the second bonding wires. The molding compound covers foregoing components.Type: GrantFiled: May 31, 2007Date of Patent: October 20, 2009Assignee: ChipMOS Technologies Inc.Inventors: Yu-Tang Pan, Shih-Wen Chou
-
Patent number: 7601988Abstract: Light-emitting elements have a problem that their light-extraction efficiency is low due to scattered light or reflected light inside the light-emitting elements. The light-extraction efficiency of the light-emitting elements needs to be enhanced by a new method. According to the present invention, a light-emitting element includes a first layer generating holes, a second layer including a light-emitting layer for each emission color and a third layer generating electrons between an anode and a cathode, and the thickness of the first layer is different depending on each layer including the light-emitting layer for each emission color. A layer in which an organic compound and a metal oxide are mixed is used as the first layer, and thus, the driving voltage is not increased even when the thickness is increased, which is preferable.Type: GrantFiled: September 22, 2005Date of Patent: October 13, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Satoshi Seo, Daisuke Kumaki, Hisao Ikeda, Junichiro Sakata
-
Patent number: 7595557Abstract: A metal wire for inspection and an electrode for inspection are formed on a region of a semiconductor substrate where a metal wire and an electrode for external connection are not formed. The metal wire for inspection and the electrode for inspection electrically detect an open failure, a short-circuit failure and a leakage failure of the metal wire and a connection failure between an element electrode and the metal wire. A semiconductor wafer is subjected to an electrical test, so that it is possible to detect the aforementioned failures with good accuracy during a manufacturing process.Type: GrantFiled: June 16, 2006Date of Patent: September 29, 2009Assignee: Panasonic CorporationInventors: Kazumi Watase, Akio Nakamura, Katsumi Ootani
-
Patent number: 7592640Abstract: The disclosed subject matter relates to a light emitting semiconductor apparatus with reduced color unevenness and suppressed topical deterioration over time with regard to an amount and chromaticity of the illuminating light. The light emitting semiconductor apparatus of the disclosed subject matter can include three separate bonding pads. Among those, the centrally located bonding pad is die bonded to two types of light emitting devices which have an identical material and structure and almost equal sizes, but are different in orientation and direction characteristic of PN-electrodes. The bonding pad located in an outermost location is die-bonded to the light emitting device. In this case, the direction characteristic of a central light emitting device exhibits a substantial reverse conical form while the direction characteristic of the light emitting device exhibits a substantial conical form.Type: GrantFiled: April 25, 2007Date of Patent: September 22, 2009Assignee: Stanley Electric Co., Ltd.Inventors: Kazunori Sumi, Dai Aoki
-
Patent number: 7592625Abstract: Example embodiments relate to a semiconductor device and a method of fabricating the same. The device may include a semiconductor substrate including a peripheral region and a cell array region, wherein the substrate in the cell array region may be recessed lower than the peripheral region, a plurality of cell transistor layers stacked in the cell array region, and a plurality of peripheral circuit transistors formed in the peripheral region. The cell transistor layers may be formed in the cell array region at a lower level than the peripheral region.Type: GrantFiled: August 11, 2006Date of Patent: September 22, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Han-Byung Park, Hoon Lim, Soon-Moon Jung
-
Patent number: 7589382Abstract: In the fabrication of semiconductor devices such as active matrix displays, the need to pattern resist masks in photolithography increases the number of steps in the fabrication process and the time required to complete them and consequently represents a substantial cost. This invention provides a method for forming an impurity region in a semiconductor layer 303 by doping an impurity element into the semiconductor layer self-aligningly using as a mask the upper layer (a second conducting film 306) of a gate electrode formed in two layers. The impurity element is doped into the semiconductor layer through the lower layer of the gate electrode (a first conducting film 305), and through a gate insulating film 304. By this means, an LDD region 313 of a GOLD structure is formed in the semiconductor layer 303.Type: GrantFiled: May 23, 2007Date of Patent: September 15, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hideomi Suzawa, Koji Ono, Toru Takayama
-
Patent number: 7586129Abstract: A single chip with multi-LED comprises a substrate on which an N-type semiconductor layer, an active layer and a P-type semiconductor layer are successively stacked. At least one N-type electrode is connected to the N-type semiconductor layer, and is exposed to an opening through the active layer and the P-type semiconductor layer. Further, at least one groove divides the P-type semiconductor layer into a plurality of separated regions, and a P-type electrode is disposed on each separated region.Type: GrantFiled: December 1, 2006Date of Patent: September 8, 2009Assignee: Advanced Optoelectronic Technology Inc.Inventors: Chih Peng Hsu, Chester Kuo, Chih Pang Ma
-
Patent number: 7586154Abstract: A substrate suitable for producing a high frequency electronic circuit. This substrate includes a support substrate having a controlled amount of interstitial oxygen and which is treated to precipitate at least some of the oxygen therein; and a useful layer supported by the support substrate. Advantageously, the support substrate has high resistivity and includes oxygen precipitates beneath the useful layer while also being free of depleted zones of oxygen precipitates adjacent the useful layer. This is prepared by the methods disclosed herein which are applicable in particular to SOI substrates.Type: GrantFiled: July 31, 2007Date of Patent: September 8, 2009Assignee: S.O.I.Tec Silicon on Insulator TechnologiesInventors: Bruno Ghyselen, Hubert Moriceau
-
Patent number: 7579646Abstract: A flash memory cell includes a substrate and a gate structure formed on the substrate. The gate structure includes a tunneling layer over the substrate, a storage layer over the tunneling layer, a blocking layer over the storage layer, and a gate electrode over the dielectric. The storage layer preferably has a conduction band lower than a conduction band of silicon. The blocking layer is preferably formed of a high-k dielectric material.Type: GrantFiled: May 25, 2006Date of Patent: August 25, 2009Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Tsong Wang, Tong-Chern Ong, Albert Chin, Chun-Hung Lai
-
Patent number: 7579648Abstract: A semiconductor device may include a tubular channel pattern vertically extending from a semiconductor substrate. A gate insulation layer may be provided on faces exposed through the channel pattern. A gate electrode may be provided on the gate insulation layer. The gate electrode may fill the channel pattern. A conductive region, which may serve as lower source/drain regions, may be formed at a surface portion of the semiconductor substrate. The conductive region may contact a lower portion of the channel pattern. A conductive pattern, which may serve as upper source/drain regions, may horizontally extend from an upper portion of the channel pattern.Type: GrantFiled: July 19, 2005Date of Patent: August 25, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Man Yoon, Dong-Gun Park, Choong-Ho Lee, Chul Lee
-
Patent number: 7573116Abstract: A method used to fabricate a semiconductor device comprises etching a dielectric layer, resulting in an undesirable charge buildup along a sidewall formed in the dielectric layer during the etch. The charge buildup along a top and a bottom of the sidewall may reduce the etch rate thereby resulting in excessive etch times and undesirable etch opening profiles. To remove the charge, a sacrificial conductive layer may be formed to electrically short the upper and lower portions of the sidewall and eliminate the charge. In another embodiment, a gas is used to remove the charge. After removing the charge, the dielectric etch may continue. Various embodiments of the inventive process and structures are described.Type: GrantFiled: August 18, 2006Date of Patent: August 11, 2009Assignee: Micron Technology, Inc.Inventors: Bradley J. Howard, Dinesh Chopra
-
Patent number: 7573101Abstract: A semiconductor topography (10) is provided which includes a semiconductor-on-insulator (SOI) substrate having a conductive line (16) arranged within an insulating layer (22) of the SOI substrate. A method for forming an SOI substrate with such a configuration includes forming a first conductive line (16) within an insulating layer (22) arranged above a wafer substrate (12) and forming a silicon layer (24) upon surfaces of the first conductive line and the insulating layer. A further method is provided which includes the formation of a transistor gate (28) upon an SOI substrate having a conductive line (16) embedded therein and implanting dopants within the semiconductor topography to form source and drain regions (30) within an upper semiconductor layer (24) of the SOI substrate such that an underside of one of the source and drain regions is in contact with the conductive line.Type: GrantFiled: January 29, 2008Date of Patent: August 11, 2009Assignee: Freescale Semiconductor, IncInventors: Perry H. Pelley, III, Troy L. Cooper, Michael A. Mendicino
-
Patent number: 7573132Abstract: A wiring structure of a semiconductor device may have an insulation layer, a spacer and a plug. The insulation layer may be provided on a substrate and may have an opening through which a contact region of the substrate is exposed. The spacer may be provided on a sidewall of the opening. The plug may fill the opening and may include a polysilicon pattern doped with impurities, a metal silicide pattern, and a metal pattern sequentially provided on the substrate.Type: GrantFiled: July 19, 2006Date of Patent: August 11, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Dae-Hyuk Chung, In-Seak Hwang
-
Patent number: 7566620Abstract: DRAM memory cells having a feature size of less than about 4F2 include vertical surround gate transistors that are configured to reduce any short channel effect on the reduced size memory cells. In addition, the memory cells may advantageously include reduced resistance word line contacts and reduced resistance bit line contacts, which may increase a speed of the memory device due to the reduced resistance of the word line and bit line contacts.Type: GrantFiled: July 31, 2006Date of Patent: July 28, 2009Assignee: Micron Technology, Inc.Inventor: Todd R. Abbott