Patents Examined by Paul E Patton
-
Patent number: 7781835Abstract: A lateral MOSFET having a substrate, first and second epitaxial layers grown on the substrate and a gate electrode formed on a gate dielectric which in turn is formed on a top surface of the second epitaxial layer. The second epitaxial layer comprises a drain region which extends to a top surface of the epitaxial layer and is proximate to a first edge of the gate electrode, a source region which extends to a top surface of the second epitaxial layer and is proximate to a second edge of the gate electrode, a heavily doped body under at least a portion of the source region, and a lightly doped well under the gate dielectric located near the transition region of the first and second epitaxial layers. A PN junction between the heavily doped body and the first epitaxial region under the heavily doped body has an avalanche breakdown voltage that is substantially dependent on the doping concentration in the upper portion of the first epitaxial layer that is beneath the heavily doped body.Type: GrantFiled: January 12, 2009Date of Patent: August 24, 2010Assignee: Fairchild Semiconductor CorporationInventors: Bruce D. Marchant, Dean Probst
-
Patent number: 7777332Abstract: A semiconductor device including: a semiconductor chip having a rectangular surface on which a plurality of electrodes are formed; a plurality of resin protrusions formed on the surface of the semiconductor chip; and a plurality of interconnects each of which is electrically connected to one of the electrodes and includes an electrical connection section disposed on one of the resin protrusions. At least part of the resin protrusions are disposed in a region near a short side of the surface and extend in a direction which intersects the short side.Type: GrantFiled: October 19, 2006Date of Patent: August 17, 2010Assignee: Seiko Epson CorporationInventor: Nobuaki Hashimoto
-
Patent number: 7772666Abstract: A CMOS image sensor and a method for manufacturing the same are provided. The CMOS image sensor may be capable of improved thickness uniformity form microlenses formed at a reduced distance from the photodiodes. The CMOS image sensor can include: a semiconductor substrate on which a pixel array is formed, the pixel array including photodiodes formed on the semiconductor substrate to different depths for sensing red, green, and blue signals, respectively; an interlayer dielectric formed on the semiconductor substrate and having a trench at an upper portion of the pixel array; an insulating layer sidewall formed at a side of the trench; and a plurality of microlenses formed on the interlayer dielectric in the trench at predetermined intervals.Type: GrantFiled: December 26, 2006Date of Patent: August 10, 2010Assignee: Dongbu Electronics Co., Ltd.Inventor: Heui Gyun Ahn
-
Patent number: 7772629Abstract: To securely prevent hydrogen from entering a ferroelectric layer of a ferroelectric memory. A first hydrogen barrier layer 5 is formed on the lower side of ferroelectric capacitors 7. Upper surfaces and side surfaces of the ferroelectric capacitors 7 are covered by a second hydrogen barrier layer. All upper electrodes 7c of the plural ferroelectric capacitors 7 to be connected to a common plate line P are connected to one another by an upper wiring layer 91. The upper wiring layer 91 is connected to the plate line P through a lower wiring 32 provided below the ferroelectric capacitors 7. A third hydrogen barrier layer 92 is formed on the upper wiring layer 91 such that all edge sections 92a of the third hydrogen barrier layer 92 come in contact with the first hydrogen barrier layer 5.Type: GrantFiled: June 1, 2007Date of Patent: August 10, 2010Assignee: Seiko Epson CorporationInventor: Shinichi Fukada
-
Patent number: 7772683Abstract: A stacked integrated circuit package-in-package system is provided including forming a substrate having a top surface and a bottom surface, mounting a first device over the top surface, stacking a second device over the first device in an offset configuration, connecting a first internal interconnect between the first device and the bottom surface, connecting a second internal interconnect between the second device and the bottom surface, and encapsulating the first device and the second device.Type: GrantFiled: December 9, 2006Date of Patent: August 10, 2010Assignee: Stats Chippac Ltd.Inventors: Ki Youn Jang, Jong-Woo Ha, Jong Wook Ju
-
Patent number: 7768051Abstract: DRAM memory cells having a feature size of less than about 4F2 include vertical surround gate transistors that are configured to reduce any short channel effect on the reduced size memory cells. In addition, the memory cells may advantageously include reduced resistance word line contacts and reduced resistance bit line contacts, which may increase a speed of the memory device due to the reduced resistance of the word line and bit line contacts.Type: GrantFiled: July 25, 2005Date of Patent: August 3, 2010Assignee: Micron Technology, Inc.Inventor: Todd R. Abbott
-
Patent number: 7768063Abstract: A semiconductor device comprising: a semiconductor substrate; a first conductive layer provided on a surface of the substrate and serving as one of a source and a drain; a first insulating film provided on the first conductive layer; a gate electrode film provided on the first insulating film; a second insulating film provided on the gate electrode film; a gate opening provided so as to penetrate the second insulating film, the gate electrode film and the first insulating film to expose a part of the first conductive layer; a recess provided in the surface of the first conductive layer just below the gate opening; a gate insulator provided on the side surface of the gate opening and having a projecting shape at a portion between the first insulating film and the recess; a second conductive layer buried in the recess and in a bottom of the gate opening so as to be in contact with the gate insulator.Type: GrantFiled: October 9, 2008Date of Patent: August 3, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Ryota Katsumata, Masaru Kito, Yoshiaki Fukuzumi, Masaru Kidoh, Hiroyasu Tanaka, Hideaki Aochi, Yasuyuki Matsuoka
-
Patent number: 7763941Abstract: There is provided an integrated circuit device having an input/output electrostatic discharge (I/O ESD) protection cell. The integrated circuit device includes an I/O ESD protection cell comprising a VDD ESD protection element connected between an I/O pad and a VDD line, a ground voltage (VSS) ESD protection element connected between the I/O pad and a VSS line, and a power clamp element connected between the VDD line and the VSS line, and wherein the VDD ESD protection element, the power clamp element, and the VSS ESD protection element in the I/O ESD protection cell are adjacent to each other so they can be connected in a straight line or are arranged to partially overlap.Type: GrantFiled: August 30, 2007Date of Patent: July 27, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Han-gu Kim, Ki-tae Lee, Jae-hyok Ko, Woo-sub Kim, Sung-pil Jang
-
Patent number: 7759768Abstract: An explanation is given of, inter alia, a circuit arrangement in which an intermediate layer (160) made of a dielectric material is arranged between two metal layers (102 and 104). The intermediate layer (160) is designed in such a way that the capacitance per unit area between the connection layers (102, 104) is greater than 0.5 fF/?m2.Type: GrantFiled: March 17, 2003Date of Patent: July 20, 2010Assignee: Infineon Technologies AGInventors: Hans-Joachim Barth, Juergen Holz
-
Patent number: 7755203Abstract: A circuit substrate for improving the reliability and productivity of a semiconductor device, and that semiconductor device. In a circuit substrate to which a semiconductor element is to be flip-chip mounted, at least one island-shaped electrically conductive layer is selectively disposed together with a wiring layer at an element mounting area where the semiconductor element is to be mounted, and an insulating resin layer is disposed over the island-shaped electrically conductive layer. The semiconductor element is secured at the element mounting area to the circuit substrate by an adhesion material to make a semiconductor device. With this, delaminating of the wiring layer inside the semiconductor device is suppressed, and the damage of an electrode is suppressed. The circuit substrate has high reliability and the semiconductor device, having the circuit substrate, is implemented.Type: GrantFiled: February 20, 2007Date of Patent: July 13, 2010Assignee: Fujitsu Semiconductor LimitedInventors: Takao Nishimura, Kazuyuki Aiba
-
Patent number: 7755130Abstract: A memory cell array of nonvolatile semiconductor memory cells is specified in which a minority carrier sink is formed within a semiconductor body in the region of the memory cell array, the minority carrier sink being arranged outside a space charge zone structure that forms in the semiconductor body during operation of the semiconductor memory cells, and the minority carrier sink having a shorter minority carrier lifetime in comparison with a semiconductor zone reaching as far as a surface of the semiconductor body.Type: GrantFiled: May 10, 2007Date of Patent: July 13, 2010Assignee: Qimonda AGInventor: Elard Stein Von Kamienski
-
Patent number: 7745826Abstract: A TFT substrate includes a substrate and at least a TFT disposed thereon. The TFT includes a semiconductor island and at least a gate. The semiconductor island has a source region, a drain region, and a channel region interposed therebetween. The semiconductor island has sub-grain boundaries. The gate corresponds to the channel region. A first included angle between an extending direction of the gate and a line connecting the centroid of the source region with the centroid of the drain region is not substantially equal to 90 degrees. A second included angle between the sub-grain boundaries in the channel region and the line connecting the centroid of the source region with the centroid of the drain region is not substantially equal to 0 degree or 90 degrees. Additionally, a method of fabricating a TFT substrate, an electronic apparatus, and a method of fabricating the electronic apparatus are also provided.Type: GrantFiled: October 13, 2008Date of Patent: June 29, 2010Assignee: Au Optronics CorporationInventors: Ming-Wei Sun, Chih-Wei Chao
-
Patent number: 7741649Abstract: In a semiconductor light emitting device, a semiconductor light emitting element has a light extracted surface on which a plurality of convex structures is formed. The convex structures each have a conical mesa portion constituting a refractive index gradient structure, a cylindrical portion constituting a diffraction grating structure, and a conical portion constituting a refractive index gradient structure. The mesa portion, cylindrical portion, and conical portion are arranged in this order from the light extracted surface. The period between the convex structures is longer than 1/(the refractive index of an external medium+the refractive index of the convex structures) of an emission wavelength and equal to or shorter than the emission wavelength. The circle-equivalent average diameter of the cylindrical portion is ? to 9/10 of that of the bottom of the mesa portion.Type: GrantFiled: October 6, 2008Date of Patent: June 22, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Akira Fujimoto, Koji Asakawa, Kenichi Ohashi
-
Patent number: 7728388Abstract: A power semiconductor device includes a P type silicon substrate; a deep N well in the P type silicon substrate; a P grade region in the deep N well; a P+ drain region in the P grade region; a first STI region in the P grade region; a second STI region in the P grade region, wherein the first and second STI region isolate the P+ drain region; a third STI region in the deep N well; a gate electrode overlying an area between the second and third STI regions and covering a portion of the second STI region; a gate dielectric layer between the gate electrode and the P type silicon substrate; a P well formed at one side of the third STI region; and a P+ source region in the P well.Type: GrantFiled: December 19, 2008Date of Patent: June 1, 2010Assignee: United Microelectronics Corp.Inventor: Min-Hsuan Tsai
-
Patent number: 7728389Abstract: A semiconductor device and a fabrication method for the semiconductor device which can remove the sacrifice layer deposited on the semiconductor device surface in a short time and whose manufacturing yield can be improved are provided. The semiconductor device and the fabrication method for the semiconductor device includes a field effect transistor 4 including a gate electrode 1, a drain electrode 2, and a source electrode 3 formed on a semiconductor substrate; and a hollow protective film 5 for covering the gate electrode 1, the drain electrode 2, and the source electrode 3, and being provided on the semiconductor substrate 4A.Type: GrantFiled: January 9, 2009Date of Patent: June 1, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Takuji Yamamura
-
Patent number: 7723840Abstract: An integrated circuit package system is provided including forming an external interconnect, providing a contoured integrated circuit die having both an extension and a base portion with the extension extending beyond the base portion, placing the contoured integrated circuit die with the base portion coplanar with the external interconnect and the extension overhanging the external interconnect, connecting the contoured integrated circuit die and the external interconnect, and forming a package encapsulation over the contoured integrated circuit die and the external interconnect with both partially exposed.Type: GrantFiled: June 7, 2007Date of Patent: May 25, 2010Assignee: Stats Chippac Ltd.Inventors: Henry Descalzo Bathan, Lionel Chien Hui Tay, Zigmund Ramirez Camacho
-
Patent number: 7714389Abstract: A semiconductor device includes a pair of transistors formed in a first conductive type semiconductor substrate. Each of the transistors contains a collector region of a second conductive type, opposite to the first conductive type, formed in the semiconductor substrate, a base region of the first conductive type formed in the collector region, and an emitter region of the second conductive type formed in the base region, the collector region of one transistor of the pair of transistors being separated from that of the other transistor. The semiconductor device further includes a first region of the first conductive type formed between the collector regions of the pair of transistors, and a buried layer of the second conductive type formed in the semiconductor substrate under the collector region of one transistor of the pair of transistors to connect the collector regions of the transistors therethrough.Type: GrantFiled: October 23, 2008Date of Patent: May 11, 2010Assignee: NEC Electronics CorporationInventor: Masaharu Sato
-
Patent number: 7709849Abstract: The present invention discloses a light emitting diode. The light emitting diode includes a plurality of light emitting cells arranged on a substrate, each light emitting cell including a first semiconductor layer and a second semiconductor layer arranged on the first semiconductor layer; a first dielectric layer arranged on each light emitting cell and including a first opening to expose the first semiconductor layer and a second opening to expose the second semiconductor layer; a wire arranged on the first dielectric layer to couple two of the light emitting cells; and a second dielectric layer arranged on the first dielectric layer and the wire. The first dielectric layer and the second dielectric layer comprise the same material and the first dielectric layer is thicker than the second dielectric layer.Type: GrantFiled: November 18, 2009Date of Patent: May 4, 2010Assignee: Seoul Semiconductor Co., Ltd.Inventors: Dae Sung Kal, Dae Won Kim, Won Cheol Seo, Kyung Hee Ye, Joo Woong Lee
-
Patent number: 7709963Abstract: An audio power amplifier package includes a non-signal lead, a first non-signal pad, a second non-signal pad and a plurality of bonding wires. The first non-signal pad and the second non-signal pad are disposed on a substrate. The bonding wires connect the non-signal lead to the first non-signal pad and the second non-signal pad respectively.Type: GrantFiled: October 1, 2007Date of Patent: May 4, 2010Assignee: Himax Analogic, Inc.Inventors: Kuo-Hung Wu, Po-Yu Li
-
Patent number: 7709945Abstract: A multichip sensor includes an element chip having a detection element of a sensor; a signal-processing IC chip having a signal-processing IC for processing an output signal of the detection element; and a package adapted to accommodate at least the element chip and the signal-processing IC chip and having a surface to be mounted on an ECU board. The plane of the element chip and the surface to be mounted on the ECU board are perpendicular to each other. The plane of the signal-processing IC chip, which is greater than the element chip, and the surface to be mounted on the ECU board are in parallel with each other.Type: GrantFiled: July 20, 2006Date of Patent: May 4, 2010Assignee: Advics Co., Ltd.Inventor: Hitoshi Hashiba