Patents Examined by Pavel Ivanov
-
Patent number: 9012284Abstract: Techniques are disclosed for customization of nanowire transistor devices to provide a diverse range of channel configurations and/or material systems within the same integrated circuit die. In accordance with one example embodiment, sacrificial fins are removed and replaced with custom material stacks of arbitrary composition and strain suitable for a given application. In one such case, each of a first set of the sacrificial fins is recessed or otherwise removed and replaced with a p-type layer stack, and each of a second set of the sacrificial fins is recessed or otherwise removed and replaced with an n-type layer stack. The p-type layer stack can be completely independent of the process for the n-type layer stack, and vice-versa. Numerous other circuit configurations and device variations are enabled using the techniques provided herein.Type: GrantFiled: July 27, 2012Date of Patent: April 21, 2015Assignee: Intel CorporationInventors: Glenn A. Glass, Kelin J. Kuhn, Seiyon Kim, Anand S. Murthy, Daniel B. Aubertine
-
Patent number: 9006833Abstract: A bipolar transistor includes a substrate having a semiconductor surface, a first trench enclosure and a second trench enclosure outside the first trench enclosure both at least lined with a dielectric extending downward from the semiconductor surface to a trench depth, where the first trench enclosure defines an inner enclosed area. A base and an emitter formed in the base are within the inner enclosed area. A buried layer is below the trench depth including under the base. A sinker diffusion includes a first portion between the first and second trench enclosures extending from a topside of the semiconductor surface to the buried layer and a second portion within the inner enclosed area, wherein the second portion does not extend to the topside of the semiconductor surface.Type: GrantFiled: July 2, 2013Date of Patent: April 14, 2015Assignee: Texas Instruments IncorporatedInventors: Henry Litzmann Edwards, Akram A. Salman
-
Patent number: 8987782Abstract: There is provided a compound semiconductor wafer that is suitably used to form a plurality of different types of devices such as an HBT and an FET thereon. The semiconductor wafer includes a first semiconductor, a carrier-trapping layer that is formed on the first semiconductor and has an electron-trapping center or a hole-trapping center, a second semiconductor that is epitaxially grown on the carrier-trapping layer and serves as a channel in which a free electron or a free hole moves, and a third semiconductor including a stack represented by n-type semiconductor/p-type semiconductor/n-type semiconductor or represented by p-type semiconductor/n-type semiconductor/p-type semiconductor, where the stack is epitaxially grown on the second semiconductor.Type: GrantFiled: October 5, 2011Date of Patent: March 24, 2015Assignee: Sumitomo Chemical Company, LimitedInventor: Osamu Ichikawa
-
Patent number: 8987699Abstract: A conductive bridge resistive memory device is provided, comprising a first electrode, a memory layer electrically coupled to the first electrode, an ion-supplying layer containing a source of ions of a first metal element capable of diffusion into and out of the memory layer, a semiconductor layer disposed between the memory layer and the ion-supplying layer, and a second electrode electrically coupled to the ion-supplying layer.Type: GrantFiled: April 26, 2013Date of Patent: March 24, 2015Assignee: Macronix International Co., Ltd.Inventors: Feng-Min Lee, Yu-Yu Lin, Wei-Chih Chien, Wei-Chen Chen, Ming-Hsiu Lee
-
Patent number: 8956963Abstract: A Schottky barrier diode and fabricating method thereof are disclosed. A semiconductor substrate may have a first surface and a second surface positioned oppositely to be provided. Several trenches are formed on the first surface. Each trench has a sidewall with a first depth and a first bottom surface. An insulating material is formed on the first surface of the semiconductor substrate and on the sidewall and the first bottom surface of each trench, wherein the insulating material has a first thickness on the sidewall. The insulating material on the sidewall is patterned to define a second bottom surface having a second depth smaller than the first depth, and the removed portion of the insulating material on the sidewall has a second thickness smaller than the first thickness. Afterward, a contact metal layer is at least formed on the first surface between adjacent trenches.Type: GrantFiled: July 2, 2013Date of Patent: February 17, 2015Assignee: Industrial Technology Research InstituteInventors: Cheng-Tyng Yen, Kuan-Wei Chu, Lurng-Shehng Lee, Chwan-Ying Lee
-
Patent number: 8928101Abstract: A semiconductor device includes: a first semiconductor layer of a first conductivity type; an insulation layer on the first semiconductor layer; a second semiconductor layer in the insulation layer; an active element in the second semiconductor layer; a first semiconductor region on the first semiconductor layer and of a second conductivity type; a second semiconductor region in the first semiconductor region and of the second conductivity type with a higher impurity concentration than the first semiconductor region; a first conductor in a through hole in the insulation layer and connected to the second semiconductor region; a second conductor above or within the insulation layer, the second conductor surrounding the first conductor such that an outside edge thereof is outside the second semiconductor region; a third conductor connecting the first and second conductors; and a fourth conductor connected to the first semiconductor layer.Type: GrantFiled: October 5, 2011Date of Patent: January 6, 2015Assignees: LAPIS Semiconductor Co., Ltd., RIKENInventors: Hiroki Kasai, Yasuo Arai, Takaki Hatsui
-
Patent number: 8921185Abstract: A method for fabricating an integrated circuit includes the following steps of: providing a substrate with at least one isolation structure formed therein so as to separate the substrate into a first active region with a first stacked structure formed thereon and a second active region with a second stacked structure formed thereon; forming an interlayer dielectric layer covering the first stacked structure and the second stacked structure; and planarizing the interlayer dielectric layer to expose the top surface of the first stacked structure, wherein the second stacked structure is still covered by the interlayer dielectric layer after planarizing.Type: GrantFiled: April 17, 2014Date of Patent: December 30, 2014Assignee: United Microelectronics CorporationInventors: Hsiang-Chen Lee, Ping-Chia Shih, Ke-Chi Chen, Chih-Ming Wang, Chi-Cheng Huang
-
Patent number: 8912569Abstract: A hybrid transistor (58) has a substrate (42) with a first (e.g., P type) well region (46) and a second (e.g., N type) well region (44) with an NP or PN junction (43) therebetween. A MOS portion (70-3) of the hybrid transistor (58) has an (e.g., N type) source region (48) in the first well region (46) and a gate conductor (52) overlying and insulated from the well regions (46, 44) that extends laterally at least to the junction (43). A drain or anode (D/A) portion (71-3) in the second well region (44) collects current 56 from the source region (48), and includes a bipolar transistor (78) having an (e.g., N+) emitter region (64), a (e.g., P type) base region (59) and a (e.g., N type) collector region (62) laterally separated from the junction (43). Different LDMOS-like or IGBT-like properties are obtained depending on whether the current 56 is extracted from the hybrid transistor (58) via the bipolar transistor (78) base (59) or emitter (64) or both.Type: GrantFiled: July 27, 2012Date of Patent: December 16, 2014Assignee: Freescale Semiconductor, Inc.Inventor: Vishal P. Trivedi
-
Patent number: 8896051Abstract: According to one embodiment, a semiconductor device includes a lower layer connection object, a stacked body, an insulating film, and a via. The stacked body has a plurality of insulating layers and a plurality of electrode layers alternately stacked on the lower layer connection object. The stacked body has a staircase structure unit. The via connects uppermost electrode layer at each step of the staircase structure unit and the lower layer connection object through the via hole. The via has an upper part provided on and in contact with a top face of the uppermost electrode layer, and a penetrating part provided to be thinner than the upper part inside the insulating film in the via hole. The penetrating part connects the upper part and the lower layer connection object.Type: GrantFiled: August 31, 2012Date of Patent: November 25, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Hiroyuki Nansei
-
Patent number: 8889440Abstract: An optical emitter includes a Light-Emitting Diode (LED) on a package wafer, transparent insulators, and one or more transparent electrical connectors between the LED die and one or more contact pads on the packaging wafer. The transparent insulators are deposited on the package wafer with LED dies attached using a lithography or a screen printing method. The transparent electrical connectors are deposited using physical vapor deposition, chemical vapor deposition, spin coating, spray coating, or screen printing and may be patterned using a lithography process and etching.Type: GrantFiled: December 11, 2013Date of Patent: November 18, 2014Assignee: TSMC Solid State Lighting Ltd.Inventors: Yung-Chang Chen, Hsin-Hsien Wu, Ming Shing Lee, Huai-En Lai, Fu-Wen Liu, Andy Wu
-
Patent number: 8877562Abstract: An LED includes a compound semiconductor structure having first and second compound layers and an active layer, first and second electrode layers atop the second compound semiconductor layer and connected to respective compound layers. An insulating layer is coated in regions other than where the first and second electrode layers are located. A conducting adhesive layer is formed atop the non-conductive substrate, connecting the same to the first electrode layer and insulating layer. Formed on one side surface of the non-conductive substrate and adhesive layer is a first electrode connection layer connected to the conducting adhesive layer. A second electrode connection layer formed on another side surface is connected to the second electrode layer. By forming connection layers on respective side surfaces of the light-emitting device, manufacturing costs can be reduced.Type: GrantFiled: April 15, 2014Date of Patent: November 4, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-Hyung Kim, Cheol-soo Sone, Jong-in Yang, Sang-yeob Song, Si-hyuk Lee
-
Patent number: 8865560Abstract: System and method for forming lightly doped drain (LDD) extensions. An embodiment comprises forming a gate electrode on a semiconductor fin and forming a dielectric layer over the gate electrode. The gate electrode is then etched to expose a portion of the semiconductor fin. The exposed portions of the fin comprise the LDD extensions.Type: GrantFiled: March 2, 2012Date of Patent: October 21, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yi-Shien Mor, Hsiao-Chu Chen, Mu-Chi Chiang
-
Patent number: 8865503Abstract: A method for forming doped regions in a solar cell includes preparing a first and second surface of a substrate, forming a first doped region doped with a first dopant in a part of the first surface, forming a silicon oxide layer on the first surface, the silicon oxide layer including a first silicon oxide layer on the first doped region and having a first thickness, and a second silicon oxide layer on a portion of the first surface not doped by the first dopant and having a second thickness that is less than the first thickness, implanting a second dopant from outside the first surface into the first silicon oxide layer and the second silicon oxide layer, and forming a second doped region adjacent the first doped region by performing heat treatment on the first silicon oxide layer, the second silicon oxide layer, and the substrate.Type: GrantFiled: March 6, 2012Date of Patent: October 21, 2014Assignee: Samsung SDI Co., Ltd.Inventors: Won-Gyun Kim, Hee-June Kwak, Sang-Jin Park, Sang-Won Seo, Young-Jin Kim
-
Patent number: 8853726Abstract: Disclosed are a light emitting device package and a lighting system including the same. The light emitting device package includes a first lead frame and a second lead frame disposed on an insulating layer and electrically separated from each other by a separation part, and a light emitting device disposed on the second lead frame and electrically connected to the first lead frame, and the second lead frame includes a through part disposed opposite to the separation part such that the light emitting device is located therebetween.Type: GrantFiled: March 6, 2012Date of Patent: October 7, 2014Assignee: LG Innotek Co., Ltd.Inventors: Gun Kyo Lee, Nak-Hun Kim, Sun Mi Moon
-
Patent number: 8847293Abstract: A semiconductor device and method of fabricating thereof is described that includes a substrate having a fin with a top surface and a first and second lateral sidewall. A hard mask layer may be formed on the top surface of the fin (e.g., providing a dual-gate device). A gate dielectric layer and work function metal layer are formed on the first and second lateral sidewalls of the fin. A silicide layer is formed on the work function metal layer on the first and the second lateral sidewalls of the fin. The silicide layer may be a fully-silicided layer and may provide a stress to the channel region of the device disposed in the fin.Type: GrantFiled: March 2, 2012Date of Patent: September 30, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tsung-Lin Lee, Feng Yuan, Chih Chieh Yeh, Wei-Jen Lai
-
Patent number: 8847281Abstract: Techniques are disclosed for incorporating high mobility strained channels into fin-based transistors (e.g., FinFETs such as double-gate, trigate, etc), wherein a stress material is cladded onto the channel area of the fin. In one example embodiment, silicon germanium (SiGe) is cladded onto silicon fins to provide a desired stress, although other fin and cladding materials can be used. The techniques are compatible with typical process flows, and the cladding deposition can occur at a plurality of locations within the process flow. In some cases, the built-in stress from the cladding layer may be enhanced with a source/drain stressor that compresses both the fin and cladding layers in the channel. In some cases, an optional capping layer can be provided to improve the gate dielectric/semiconductor interface. In one such embodiment, silicon is provided over a SiGe cladding layer to improve the gate dielectric/semiconductor interface.Type: GrantFiled: July 27, 2012Date of Patent: September 30, 2014Assignee: Intel CorporationInventors: Stephen M. Cea, Anand S. Murthy, Glenn A. Glass, Daniel B. Aubertine, Tahir Ghani, Jack T. Kavalieros, Roza Kotlyar
-
Patent number: 8822247Abstract: An optical semiconductor element and a manufacturing method thereof that can improve the light extraction efficiency with maintaining the yield. The manufacturing method includes forming a plurality of recesses arranged at equal intervals along a crystal axis of a semiconductor film in a surface of the semiconductor film; and performing an etching process on the surface of the semiconductor film, thereby forming a plurality of protrusions arranged according to the arrangement form of the plurality of recesses and deriving from the crystal structure of the semiconductor film in the surface of the semiconductor film.Type: GrantFiled: March 5, 2012Date of Patent: September 2, 2014Assignee: Stanley Electric Co., Ltd.Inventor: Tatsuma Saito
-
Patent number: 8786017Abstract: A strained Ge-on-insulator structure is provided, comprising: a silicon substrate, in which an oxide insulating layer is formed on a surface of the silicon substrate; a Ge layer formed on the oxide insulating layer, in which a first passivation layer is formed between the Ge layer and the oxide insulating layer; a gate stack formed on the Ge layer, a channel region formed below the gate stack, and a source and a drain formed on sides of the channel region; and a plurality of shallow trench isolation structures extending into the silicon substrate and filled with an insulating dielectric material to produce a strain in the channel region. Further, a method for forming the strained Ge-on-insulator structure is also provided.Type: GrantFiled: August 25, 2011Date of Patent: July 22, 2014Assignee: Tsinghua UniversityInventors: Jing Wang, Jun Xu, Lei Guo
-
Patent number: 8772873Abstract: A method for forming a Ge-on-insulator structure is provided, comprising steps of: forming a Ge layer (1200) on a substrate (2000); treating a first surface of the Ge layer (1200) to form a first semiconducting metal-germanide passivation layer (1300); bonding the first semiconducting metal-germanide passivation layer (1300) with a silicon substrate (1100), wherein on a surface of the silicon substrate (1100) an oxide insulating layer is formed; and removing the substrate (2000). Further, a Ge-on-insulator structure formed by the method is also provided.Type: GrantFiled: July 27, 2011Date of Patent: July 8, 2014Assignee: Tsinghua UniversityInventors: Jing Wang, Jun Xu, Lei Guo
-
Patent number: 8735932Abstract: An LED includes a compound semiconductor structure having first and second compound layers and an active layer, first and second electrode layers atop the second compound semiconductor layer and connected to respective compound layers. An insulating layer is coated in regions other than where the first and second electrode layers are located. A conducting adhesive layer is formed atop the non-conductive substrate, connecting the same to the first electrode layer and insulating layer. Formed on one side surface of the non-conductive substrate and adhesive layer is a first electrode connection layer connected to the conducting adhesive layer. A second electrode connection layer formed on another side surface is connected to the second electrode layer. By forming connection layers on respective side surfaces of the light-emitting device, manufacturing costs can be reduced.Type: GrantFiled: October 5, 2011Date of Patent: May 27, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-hyung Kim, Cheol-soo Sone, Jong-in Yang, Sang-yeob Song, Si-hyuk Lee