Patents Examined by Phat X. Cao
-
Patent number: 12170291Abstract: Provided is a display device with extremely high resolution, a display device with higher display quality, a display device with improved viewing angle characteristics, or a flexible display device. Same-color subpixels are arranged in a zigzag pattern in a predetermined direction. In other words, when attention is paid to a subpixel, another two subpixels exhibiting the same color as the subpixel are preferably located upper right and lower right or upper left and lower left. Each pixel includes three subpixels arranged in an L shape. In addition, two pixels are combined so that pixel units including subpixel are arranged in matrix of 3×2.Type: GrantFiled: December 11, 2023Date of Patent: December 17, 2024Inventors: Hisao Ikeda, Kouhei Toyotaka, Hideaki Shishido, Hiroyuki Miyake, Kohei Yokoyama, Yasuhiro Jinbo, Yoshitaka Dozen, Takaaki Nagata, Shinichi Hirasa
-
Patent number: 12159916Abstract: A method for fabricating a semiconductor component includes forming an interlayer dielectric (ILD) layer on a substrate, forming a trench in the interlayer dielectric layer, forming a metal gate in the trench, removing a portion of the metal gate protruding from the ILD layer, reacting a reducing gas with the metal gate, and removing a top portion of the metal gate.Type: GrantFiled: July 25, 2023Date of Patent: December 3, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Po-Chi Wu, Chai-Wei Chang, Jung-Jui Li, Ya-Lan Chang, Yi-Cheng Chao
-
Patent number: 12154905Abstract: An arrayed switch circuit includes a substrate, signal conductive pads and signal expansion pins. The signal conductive pads are disposed on the substrate at intervals, and the signal conductive pads are arranged to form a signal conductive pad array. Each of the signal conductive pads has a row position and a column position in the signal conductive pad array. A row signal switch is provided between any two adjacent signal conductive pads corresponding to the same row position, and a column signal switch is provided between any two adjacent signal conductive pads corresponding to the same column position. The signal expansion pins are connected to the signal conductive pads located on at least one side of the signal conductive pad array through signal expansion switches respectively.Type: GrantFiled: July 9, 2021Date of Patent: November 26, 2024Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Jie Zhang, Tai-Hsing Lee, Sih-Han Li
-
Patent number: 12136564Abstract: A superstrate can comprise a superstrate blank and a coating overlying an outer surface of the superstrate blank. The superstrate blank can comprises a central region and a tapered edge region, wherein the tapered edge region has an average taper angle of not greater than 20 degrees relative to a length direction of the superstrate blank. In one embodiment, the coating of the superstrate can be applied by spin coating and may have an edge bead below a plane of the coating surface within the central region.Type: GrantFiled: March 30, 2020Date of Patent: November 5, 2024Assignee: CANON KABUSHIKI KAISHAInventors: Fen Wan, Weijun Liu
-
Patent number: 12131997Abstract: A semiconductor package is configured to include a package substrate, a semiconductor chip disposed on the package substrate, and bonding wires. The package substrate includes a first column of bond fingers disposed in a first layer and a second column of bond fingers disposed in a second layer. The semiconductor chip includes a first column of chip pads arrayed in a first column and a second column of chip pads arrayed in a second column adjacent to the first column. The first column of chip pads are connected to the first column of bond fingers, respectively, through first bonding wires, and the second column of chip pads are connected to the second column of bond fingers, respectively, through second bonding wires.Type: GrantFiled: June 20, 2022Date of Patent: October 29, 2024Assignee: SK hynix Inc.Inventor: Won Duck Jung
-
Patent number: 12125787Abstract: An integrated circuit including: a power rail including first and second conductive lines spaced apart from each other in a vertical direction, wherein the first and second conductive lines extend in parallel to each other in a first horizontal direction, and are electrically connected to each other, to supply power to a first standard cell, wherein the first and second conductive lines are disposed at a boundary of the first standard cell; and a third conductive line between the first and second conductive lines and extending in a second horizontal direction orthogonal to the first horizontal direction, to transfer an input signal or an output signal of the first standard cell.Type: GrantFiled: September 29, 2020Date of Patent: October 22, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jae-Boong Lee, Jung-Ho Do, Tae-Joong Song, Seung-Young Lee, Jong-Hoon Jung, Ji-Su Yu
-
Patent number: 12094772Abstract: An electronic device package and a method for manufacturing the same are provided. The electronic device package includes a substrate, a conductive trace, a passivation layer and an upper wiring. The conductive trace is disposed over the substrate. The conductive trace includes a body portion disposed on the substrate, and a cap portion disposed on the body portion, and the cap portion is wider than the body portion. The passivation layer covers the conductive trace. The upper wiring is disposed on the passivation layer and electrically connected to the cap portion of the conductive trace through an opening of the passivation layer.Type: GrantFiled: January 15, 2021Date of Patent: September 17, 2024Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Wei-Wei Liu, Huei-Siang Wong
-
Patent number: 12094817Abstract: A semiconductor package includes a redistribution substrate including a first redistribution layer; a semiconductor chip having a connection pad connected to the first redistribution layer; a vertical connection conductor electrically connected to the connection pad by the first redistribution layer; a core member having a first through-hole accommodating the semiconductor chip and a second through-hole accommodating the vertical connection conductor; an encapsulant filling the first and second through-holes; and a redistribution member including a second redistribution layer. The vertical connection conductor and the core member include a same material. A width of a lower surface of the vertical connection conductor is wider than that of an upper surface thereof, a width of a lower end of the first through-hole is narrower than that of an upper end thereof, and a width of a lower end of the second through-hole is narrower than that of an upper end thereof.Type: GrantFiled: March 23, 2023Date of Patent: September 17, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Myungsam Kang, Youngchan Ko, Kyungdon Mun
-
Patent number: 12061856Abstract: A method generating a layout diagram includes: arranging the layout diagram into rows; configuring one or more of the rows as combination rows, the combination-row-configuring including relative to a second direction substantially perpendicular to the first direction, setting a height of each of the one or more combination rows to be substantially equal to a sum of a first height of a first cell and a second height of a second cell, the first cell being different than the second cell, and the first height being different than the second height; and populating each of the one or more combination rows including: stacking a first instance of the first cell on a first instance of the second cell, or stacking a second instance of the second cell on a second instance of the first cell.Type: GrantFiled: September 16, 2020Date of Patent: August 13, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shih-Wei Peng, Jiann-Tyng Tzeng
-
Patent number: 12057387Abstract: An approach to forming a semiconductor device where the semiconductor device includes a first power rail with one or more vertically stacked contact vias connecting to the first power rail to a portion of a first de-coupling capacitor. The semiconductor device includes the first de-coupling capacitor in a first portion of a semiconductor substrate in a first gate cut trench.Type: GrantFiled: December 3, 2020Date of Patent: August 6, 2024Assignee: International Business Machines CorporationInventors: Reinaldo Vega, David Wolpert, Takashi Ando, Praneet Adusumilli, Cheng Chi
-
Patent number: 12058874Abstract: Semiconductor devices, packaging architectures and associated methods are disclosed. In one embodiment, a multi-chip module (MCM) is disclosed. The MCM includes a common substrate and a first integrated circuit (IC) chiplet disposed on the common substrate. The first IC chiplet includes at least one processing element. A communications fabric switchably couples to the at least one processing element. A peripheral gearbox chiplet (PGC) includes a first port having a second memory-agnostic interface coupled to the first memory-agnostic interface of the first IC chiplet. The PGC includes a second port having a memory interface of a first type and interface conversion circuitry disposed between the second memory-agnostic interface and the memory interface of the first type.Type: GrantFiled: December 4, 2023Date of Patent: August 6, 2024Assignee: Eliyan CorporationInventor: Ramin Farjadrad
-
Patent number: 12051622Abstract: A method includes forming a patterned mask comprising a first opening, plating a conductive feature in the first opening, depositing a passivation layer on a sidewall and a top surface of the conductive feature, and patterning the passivation layer to form a second opening in the passivation layer. The passivation layer has sidewalls facing the second opening. A planarization layer is dispensed on the passivation layer. The planarization layer is patterned to form a third opening. After the planarization layer is patterned, a portion of the planarization layer is located in the second opening and covers the sidewalls of the passivation layer. An Under-Bump Metallurgy (UBM) is formed to extend into the third opening.Type: GrantFiled: December 4, 2020Date of Patent: July 30, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Ming-Da Cheng, Tzy-Kuang Lee, Hao Chun Liu, Po-Hao Tsai, Chih-Hsien Lin, Ching-Wen Hsiao
-
Patent number: 12051643Abstract: A hybrid via interconnect structure includes a first metal filling at least partially surrounded by a first barrier metal layer, a second metal filling at least partially surrounded by a second barrier metal layer, and a hybrid via formed between the first metal filling and the second metal filling. The hybrid via provides an electrical connection between the first metal filling and the second metal filling and is formed of a different material than the first metal filling, the second metal filling, the first barrier metal layer, and the second barrier metal layer. The hybrid via interconnect structure can be formed during the back end of line (BEOL) portion of an integrated circuit (IC) fabrication process to provide reduced interconnect resistance and improved ease of fabrication.Type: GrantFiled: May 19, 2020Date of Patent: July 30, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITEDInventors: Chin-Lung Chung, Shin-Yi Yang, Ming-Han Lee
-
Patent number: 12046529Abstract: An array of heat-sinked power semiconductors that includes a power semiconductor and a heat sink. The power semiconductor has a power semiconductor die, a plurality of first terminals and a second terminal. The power semiconductor die has a plurality of semiconductor terminals. Each of the first terminals is electrically coupled to an associated one of the semiconductor terminals. The second terminal is a surface mount terminal and is electrically coupled to one of the first terminals. The heat sink has a heat sink body and a plurality of fins. The heat sink body has a base and an exterior surface. The base is fixedly coupled directly to the surface mount terminal. The exterior surface has a fin mount portion to which the fins extend. At least a portion of the fin-mount portion is oriented non-parallel to base.Type: GrantFiled: November 13, 2023Date of Patent: July 23, 2024Assignee: AMERICAN AXLE & MANUFACTURING, INC.Inventor: Jeffrey J. Ronning
-
Patent number: 12046557Abstract: An apparatus comprises a first metal feature in a first dielectric layer over a substrate, wherein a sidewall portion of the first dielectric layer is over a top surface of the first metal feature, a second dielectric layer over the first dielectric layer and a second metal feature extending through the second dielectric layer, wherein a bottom of a first portion of the second metal feature is in contact with the top surface of the first metal feature and a bottom of a second portion of the second metal feature is in contact with the sidewall portion of the first dielectric layer.Type: GrantFiled: August 9, 2022Date of Patent: July 23, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Su-Jen Sung
-
Patent number: 12033997Abstract: A standard cell comprises a first active region and a first power rail, the first active region and the first power rail disposed in a first MOS region; a second active region and a second power rail, the second active region and the second power rail disposed in a second MOS region; and a gate electrode extending to cross the first and second active regions and the first and second power rails in a first direction, wherein the first power rail is disposed closer to a boundary between the first MOS region and the second MOS region than to a first side of the first MOS region opposite the boundary, and wherein the second power rail is disposed closer to the boundary between the first MOS region and the second MOS region than to a first side of the second MOS region opposite the boundary.Type: GrantFiled: September 28, 2020Date of Patent: July 9, 2024Assignee: Samsung Electronics Co., Ltd.Inventor: Jungkyu Chae
-
Patent number: 12027484Abstract: An electronic package is provided and includes a carrier for carrying electronic components. Electrical contact pads of the carrier for planting solder balls are connected with a plurality of columnar conductors, and the conductors are electrically connected to a circuit portion in the carrier. By connecting a plurality of conductors with a single electrical contact pad, structural stress can be distributed and breakage of the circuit portion can be prevented.Type: GrantFiled: July 7, 2021Date of Patent: July 2, 2024Assignee: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chi-Ren Chen, Po-Yung Chang, Pei-Geng Weng, Yuan-Hung Hsu, Chang-Fu Lin, Don-Son Jiang
-
Patent number: 12021020Abstract: A semiconductor package includes: a first redistribution structure having a first surface and a second surface opposing the first surface, and including a first insulating layer and a first redistribution layer disposed on the first insulating layer; a semiconductor chip disposed on the first surface of the first redistribution structure, and including a connection pad electrically connected to the first redistribution layer and embedded in the first insulating layer; a vertical connection structure disposed on the first surface and electrically connected to the first redistribution layer; an encapsulant encapsulating at least a portion of each of the semiconductor chip and the vertical connection structure; a second redistribution structure disposed on the encapsulant and including a second redistribution layer electrically connected to the vertical connection structure; and a connection bump disposed on the second surface and electrically connected to the first redistribution layer.Type: GrantFiled: January 14, 2021Date of Patent: June 25, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Myungsam Kang, Youngchan Ko, Jeongseok Kim, Bongju Cho
-
Patent number: 12021152Abstract: Embodiments described herein provide thin film transistors (TFTs) and processes to reduce plasma induced damage in TFTs. In one embodiment, a buffer layer is disposed over a substrate and a semiconductor layer is disposed over the buffer layer. A gate dielectric layer is disposed over the semiconductor layer. The gate dielectric layer contacts the semiconductor layer at an interface. The gate electrode 204 is disposed over the gate dielectric layer. The gate dielectric layer has a Dit of about 5e10 cm?2 eV?1 to about 5e11 cm?2 eV?1 and a hysteresis of about 0.10 V to about 0.30 V improve performance capability of the TFT while having a breakdown field between about 6 MV/cm and about 10 MV/cm.Type: GrantFiled: April 27, 2023Date of Patent: June 25, 2024Assignee: Applied Materials, Inc.Inventors: Jianheng Li, Lai Zhao, Yujia Zhai, Soo Young Choi
-
Patent number: 12009315Abstract: A component carrier with a first component carrier structure including a first stack which has at least one first electrically conductive layer structure and at least one first electrically insulating layer structure is disclosed. The at least one first electrically conductive layer structure has a first contact element which extends up to a first contact surface of the first stack. An electrically conductive connection medium is directly connected to the first contact element at the first contact surface by filling at least one recess of the first contact element. The at least one recess having a larger dimensioned cavity delimited by a smaller dimensioned surface profile.Type: GrantFiled: September 3, 2020Date of Patent: June 11, 2024Assignee: AT&SAustria Technologie & Systemtechnik AGInventor: Abderrazzaq Ifis