Patents Examined by Quovaunda Jefferson
-
Patent number: 11587903Abstract: At least some embodiments of the present disclosure relate to a semiconductor device package. The semiconductor device package includes a first substrate with a first surface and a second surface opposite to the first surface, a second substrate adjacent to the first surface of the first substrate, and an encapsulant encapsulating the first substrate and the second substrate. The first substrate defines a space. The second substrate covers the space. The second surface of the first substrate is exposed by the encapsulant. A surface of the encapsulant is coplanar with the second surface of the first substrate or protrudes beyond the second surface of the first substrate.Type: GrantFiled: April 23, 2018Date of Patent: February 21, 2023Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Yung-Hsing Chang, Wen-Hsin Lin
-
Patent number: 11569195Abstract: A semiconductor packaging structure manufactured in a manner which does not leave the chip damaged or susceptible to damage upon the removal of temporary manufacturing supports includes at least one electrical conductor, at least one conductive layer, a chip, and a colloid. The chip is spaced from the conductive layer, the electrical conductor is disposed between the conductive layer and the chip and electrically connects the conductive layer to the chip. The colloid covers all outer surfaces of the chip. A method of fabricating such a semiconductor packaging structure is also provided.Type: GrantFiled: June 21, 2019Date of Patent: January 31, 2023Assignee: Kore Semiconductor Co., Ltd.Inventors: Ching-Yu Ni, Young-Way Liu
-
Patent number: 11569160Abstract: Embodiments may relate to a semiconductor package that includes a routing trace coupled with a substrate. The routing trace may be linear on a side of the routing trace between the substrate and a top of the routing trace. The semiconductor package may further include a power trace coupled with the substrate. The power trace may be concave on a side of the power trace between the substrate and a top of the power trace. Other embodiments may be described and/or claimed.Type: GrantFiled: June 6, 2018Date of Patent: January 31, 2023Assignee: Intel CorporationInventor: Jeremy Ecton
-
Patent number: 11569164Abstract: A semiconductor device includes: a polygonal inductive device disposed on a first layer on a substrate, the polygonal inductive device including a first line portion; a first conductive line disposed on a second layer on the substrate; a second conductive line disposed on a third layer on the substrate; and a first conductive via arranged to electrically couple the second conductive line to the first conductive line; wherein the first layer is different from the second layer and the third layer, the first conductive line is electrically connected to a reference voltage, and the first conductive line crosses the first line portion viewing from a top of the semiconductor device.Type: GrantFiled: May 21, 2020Date of Patent: January 31, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Wen-Sheng Chen, An-Hsun Lo, En-Hsiang Yeh, Tzu-Jin Yeh
-
Patent number: 11569192Abstract: This method for producing a structure wherein base materials are bonded by atomic diffusion comprises: a step for applying a liquid resin on the base material; a step for smoothing the surface of the liquid resin by surface tension; a step for forming a resin layer by curing; a step for forming a metal thin film on the resin layer; a step for forming a metal thin film on the base material; and a step for bringing the metal thin film of the base material and the metal thin film of the base material into close contact with each other, thereby bonding the metal thin film of the resin layer and the metal thin film of the base material with each other by atomic diffusion.Type: GrantFiled: May 24, 2018Date of Patent: January 31, 2023Assignees: SHINKAWA LTD., TOHOKU UNIVERSITYInventors: Yuji Eguchi, Kohei Seyama, Tomonori Nakamura, Hiroshi Kikuchi, Takehito Shimatsu, Miyuki Uomoto
-
Patent number: 11563118Abstract: The present disclosure provides an embodiment of a fin-like field-effect transistor (FinFET) device. The device includes a first fin structure disposed over an n-type FinFET (NFET) region of a substrate. The first fin structure includes a silicon (Si) layer, a silicon germanium oxide (SiGeO) layer disposed over the silicon layer and a germanium (Ge) feature disposed over the SiGeO layer. The device also includes a second fin structure over the substrate in a p-type FinFET (PFET) region. The second fin structure includes the silicon (Si) layer, a recessed silicon germanium oxide (SiGeO) layer disposed over the silicon layer, an epitaxial silicon germanium (SiGe) layer disposed over the recessed SiGeO layer and the germanium (Ge) feature disposed over the epitaxial SiGe layer.Type: GrantFiled: October 21, 2019Date of Patent: January 24, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Kuo-Cheng Ching, Ka-Hing Fung, Zhiqiang Wu, Carlos H. Diaz
-
Patent number: 11562978Abstract: Electronic device package technology is disclosed. In one example, an electronic device comprises a die (18) having a bond pad (22); and a decoupling capacitor (14) mounted on the die (18) and electrically coupled to the die (18). A method for making an electronic device comprises mounting a decoupling capacitor (14) on a die (18); and electrically coupling the decoupling capacitor (14) to the die (18).Type: GrantFiled: December 31, 2016Date of Patent: January 24, 2023Assignee: Intel CorporationInventors: Florence R. Pon, Tyler Leuten, John K. Yap
-
Patent number: 11538682Abstract: A method for growing a transition metal dichalcogenide layer involves arranging a substrate having a first transition metal contained pad is arranged in a chemical vapor deposition chamber. A chalcogen contained precursor is arranged upstream of the substrate in the chemical vapor deposition chamber. The chemical vapor deposition chamber is heated for a period of time during which a transition metal dichalcogenides layer, containing transition metal from the first transition metal contained pad and chalcogen from the chalcogen contained precursor, is formed in an area adjacent to the first transition metal contained pad.Type: GrantFiled: October 16, 2018Date of Patent: December 27, 2022Assignee: KING ABDULLAH UNIVERSITY OF SCIENCE AND TECHNOLOGYInventors: Ming-Hui Chiu, Hao-Ling Tang, Lain-Jong Li
-
Patent number: 11535509Abstract: A semiconductor package structure includes an electronic device having a first surface and an exposed region adjacent to the first surface; a dam disposed on the first surface and surrounding the exposed region of the electronic device; and a filter structure disposed on the dam.Type: GrantFiled: November 15, 2019Date of Patent: December 27, 2022Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Wei-Wei Liu, Huei-Siang Wong, Lu-Ming Lai
-
Patent number: 11538683Abstract: A method deposits an epitaxial layer on a front side of a semiconductor wafer having monocrystalline material. The method includes: providing the semiconductor wafer; arranging the semiconductor wafer on a susceptor; heating the semiconductor wafer to a deposition temperature using thermal radiation directed to the front side and to the rear side of the semiconductor wafer; conducting a deposition gas over the front side of the semiconductor wafer; and selectively reducing an intensity of a portion of the thermal radiation that is directed to the rear side of the semiconductor wafer, as a result of which first partial regions at an edge of the semiconductor wafer, in the first partial regions a growth rate of the epitaxial layer is greater than in adjacent second partial regions given uniform temperature of the semiconductor wafer owing to an orientation of the monocrystalline material, are heated more weakly.Type: GrantFiled: November 28, 2018Date of Patent: December 27, 2022Assignee: SILTRONIC AGInventors: Joerg Haberecht, Rene Stein, Stephan Heinrich
-
Patent number: 11522107Abstract: A light-emitting diode includes a light-emitting epitaxial layer having a first surface as a light-emitting surface and a second, opposing, surface, including a first type semiconductor layer, an active layer, and a second type semiconductor layer; a metal reflective layer disposed over the second surface; and a protective layer formed seamlessly on a surface of the metal reflective layer and on a side wall of the metal reflective layer.Type: GrantFiled: June 1, 2020Date of Patent: December 6, 2022Assignee: XIAMEN SANAN OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventors: Cheng Meng, Yuehua Jia, Jing Wang, Chun-Yi Wu, Ching-Shan Tao, Duxiang Wang
-
Patent number: 11515160Abstract: A method includes providing a substrate including mandrels of a first material positioned on an underlying layer. Each of the mandrels includes a first sidewall and an opposing second sidewall. The method further includes forming sidewall spacers made of a second material and including a first sidewall spacer abutting each respective first sidewall and a second sidewall spacer abutting each respective second sidewall. The mandrels extend above top surfaces of the sidewall spacers. The method also includes forming first capped sidewall spacers by depositing a third material on the first sidewall spacers without depositing on the second sidewall spacers, forming second capped sidewall spacers by depositing a fourth material on the second sidewall spacers without depositing on the first sidewall spacers, and selectively removing at least one of the first material, the second material, the third material, and the fourth material to uncover an exposed portion of the underlying layer.Type: GrantFiled: March 31, 2020Date of Patent: November 29, 2022Assignee: TOKYO ELECTRON LIMITEDInventor: Akiteru Ko
-
Patent number: 11512391Abstract: A processing chamber for processing a substrate is disclosed herein. In one embodiment, the processing chamber includes a liner assembly disposed within an interior volume of the processing chamber, and a C-channel disposed in an interior volume of the chamber, circumscribing the liner assembly. In another embodiment, a process kit disposed in the interior volume of the processing chamber is disclosed herein. The process kit includes a liner assembly, a C-channel, and an isolator disposed in the interior volume. The C-channel and the isolator circumscribe the liner assembly. A method for depositing a silicon based material on a substrate by flowing a precursor gas into a processing chamber is also described herein.Type: GrantFiled: June 25, 2020Date of Patent: November 29, 2022Assignee: Applied Materials, Inc.Inventors: Kalyanjit Ghosh, Mayur G. Kulkarni, Sanjeev Baluja, Kien N. Chuc, Sungjin Kim, Yanjie Wang
-
Patent number: 11508576Abstract: A method for producing a transition metal dichalcogenide-graphene heterojunction composite, the method includes: transferring a graphene onto a flexile substrate; depositing a transition metal layer on the flexible substrate onto which the graphene has been transferred; and injecting a gas containing plasma-treated sulfur (S) onto the flexile substrate onto which the transition metal layer has been deposited, is disclosed.Type: GrantFiled: May 25, 2021Date of Patent: November 22, 2022Assignees: Research & Business Foundation Sungkyunkwan University, Ajou University Industry-Academic Cooperation FoundationInventors: Taesung Kim, Jaehyun Lee, Hyunho Seok, Hyeong U Kim
-
Patent number: 11502002Abstract: Provided is a method for manufacturing a semiconductor device suitable for achieving low wiring resistance between semiconductor elements that is bonded via an adhesive layer and multi-layered. The method according to the present invention is as follows. First, a wafer laminate (W) is prepared, the wafer laminate (W) including a wafer (10) having a circuit forming surface (10a), a wafer (20) having a main surface (20a) and a back surface (20b), and an adhesive layer (30) containing an SiOC-based polymer. Then, a hole (H) is formed in the wafer laminate (W) by etching the wafer laminate (W) from the wafer (20) side via a mask pattern masking a portion of the main surface (20a) side of the wafer (20), the hole (H) extending through the wafer (20) and the adhesive layer (30) and reaching a wiring pattern (12b) in the wafer (10). Then, an insulating film (41) is formed on an inner surface of the hole (H). Then, the insulating film (41) on a bottom surface of the hole (H) is removed.Type: GrantFiled: May 27, 2019Date of Patent: November 15, 2022Assignee: DAICEL CORPORATIONInventor: Naoko Tsuji
-
Patent number: 11495488Abstract: A method for manufacturing a bonded SOI wafer, the method using a silicon single crystal wafer having a resistivity of 100 ?·cm or more as the base wafer, and including steps of: forming an underlying insulator film on a bonding surface side of the base wafer; depositing a polycrystalline silicon layer on a surface of the underlying insulator film; polishing a surface of the polycrystalline silicon layer; modifying the polycrystalline silicon layer by performing ion implantation on the polished polycrystalline silicon layer to form a modified silicon layer; forming the insulator film on a bonding surface of the bond wafer; bonding the bond wafer and a surface of the modified silicon layer of the base wafer with the insulator film interposed therebetween; and thinning the bonded bond wafer to form an SOI layer. This provides a bonded SOI wafer excellent in harmonic wave characteristics.Type: GrantFiled: May 14, 2019Date of Patent: November 8, 2022Assignee: SHIN-ETSU HANDOTAI CO., LTD.Inventors: Toshikazu Imai, Kazuhiko Yoshida, Miho Niitani, Taishi Wakabayashi, Osamu Ishikawa
-
Patent number: 11488866Abstract: A method for dividing a package substrate into a plurality of device packages. The package substrate has a mount surface on the front side where a plurality of division lines are formed and a sealing layer formed on the back side, in which devices are sealed. The method includes a groove forming step of forming a groove along each division line on the mount surface of the package substrate so that the groove has a depth corresponding to a finished thickness of each device package, a burr removing step of removing burrs produced from electrodes in the groove forming step, and a grinding step of grinding the sealing layer of the package substrate so that a thickness of the package substrate is reduced to the finished thickness, after performing the burr removing step, thereby dividing the package substrate into the plural device packages.Type: GrantFiled: November 21, 2019Date of Patent: November 1, 2022Assignee: DISCO CORPORATIONInventors: Wai Kit Choong, Eric Chong
-
Patent number: 11482454Abstract: Methods and improved process flows are provided herein for forming self-aligned contacts using spin-on silicon carbide (SiC). More specifically, the disclosed methods and process flows form self-aligned contacts by using spin-on SiC as a cap layer for at least one other structure, instead of depositing a SiC layer via plasma vapor deposition (PVD), chemical vapor deposition (CVD), atomic layer deposition (ALD), etc. The other structure may be a source and drain contact made through the use of a trench conductor. By utilizing spin-on SiC as a cap layer material, the disclosed methods and process flows avoid problems that typically occur when SiC is deposited, for example by CVD, and subsequently planarized. As such, the disclosed methods and process flows improve upon conventional methods and process flows for forming self-aligned contacts by reducing defectivity and improving yield.Type: GrantFiled: February 17, 2021Date of Patent: October 25, 2022Assignee: Tokyo Electron LimitedInventors: Junling Sun, Lior Huli, Andrew Metz, Angelique Raley
-
Patent number: 11482416Abstract: A substrate is mounted on a rotator provided in a reaction chamber, while a first process gas containing no source gas is supplied to an upper surface of the substrate from above the substrate and the substrate is rotated at 300 rpm or more, a temperature of a wall surface is changed, and after a temperature of the substrate is allowed to rise, the substrate is controlled to a predetermined film formation temperature and a second process gas containing a source gas is supplied to the upper surface of the substrate from above the substrate to grow an SiC film on the substrate.Type: GrantFiled: February 12, 2020Date of Patent: October 25, 2022Assignee: NuFlare Technology, Inc.Inventor: Yoshiaki Daigo
-
Patent number: 11482552Abstract: A method for forming a semiconductor device is provided. The method includes forming a sensor pixel array in a substrate, forming several transparent pillars over the substrate, and forming a light shielding layer over the substrate to cover the transparent pillars. The sensor pixel array has several sensor pixels, and each of the transparent pillars is correspondingly disposed on one of the sensor pixels of the sensor pixel array. The light shielding layer is a multi-layer structure. The method further includes performing a planarization process to expose the top surface of the transparent pillars.Type: GrantFiled: November 15, 2019Date of Patent: October 25, 2022Assignee: Vanguard International Semiconductor CorporationInventors: Hsin-Hui Lee, Han-Liang Tseng, Hsueh-Jung Lin