Patents Examined by Quovaunda Jefferson
-
Patent number: 11476366Abstract: A transistor is described. The transistor includes a substrate, a first semiconductor structure above the substrate, a second semiconductor structure above the substrate, a source contact that includes a first metal structure that contacts a plurality of surfaces of the first semiconductor structure and a drain contact that includes a second metal structure that contacts a plurality of surfaces of the second semiconductor structure. The transistor also includes a gate below a back side of the substrate.Type: GrantFiled: April 2, 2018Date of Patent: October 18, 2022Assignee: Intel CorporationInventors: Sean Ma, Abhishek Sharma, Gilbert Dewey, Jack T. Kavalieros, Van H. Le
-
Patent number: 11469288Abstract: A display device includes: a first circuit board, wherein a first end of the first circuit board is attached to the panel pad area; and a second circuit board attached to a second end of the first circuit board, wherein the panel pad area includes a plurality of panel signal wirings, the second circuit board includes a plurality of circuit signal wirings, the first circuit board includes a first wiring layer including a plurality of first lead wirings coupled to the plurality of panel signal wirings, an insulating layer on the first wiring layer, and a second wiring layer on the insulating layer and electrically connected to the first wiring layer through the via hole, the plurality of first lead wirings includes a first sub-lead wiring, a second sub-lead wiring, and a first dummy lead wiring between the first sub-lead wiring and the second sub-lead wiring.Type: GrantFiled: February 21, 2020Date of Patent: October 11, 2022Assignee: Samsung Display Co., Ltd.Inventors: Jong Won Moon, Hyung Jun An, Cheol Hwan Eom
-
Patent number: 11444210Abstract: The increasing power density and, therefore, current consumption of high performance integrated circuits (ICs) results in increased challenges in the design of a reliable and efficient on-chip power delivery network. In particular, meeting the stringent on-chip impedance of the IC requires circuit and system techniques to mitigate high frequency noise that results due to resonance between the package inductance and the onchip capacitance. In this paper, a novel circuit technique is proposed to suppress high frequency noise through the use of a hyperabrupt junction tuning varactor diode as a decoupling capacitor for noise critical functional blocks. With the proposed circuit technique, the voltage droops and overshoots on the onchip power distribution network are suppressed by up to 60% as compared to MIM or deep trench decoupling capacitors of the same capacitance.Type: GrantFiled: June 21, 2019Date of Patent: September 13, 2022Assignee: Drexel UniversityInventors: Divya Pathak, Ioannis Savidis
-
Patent number: 11443941Abstract: A method of making a silicon on insulator structure comprises: providing a bonded structure, the bonded structure comprises the first substrate, the second substrate and the insulating buried layer, the insulating buried layer is positioned between the first substrate and the second substrate; peeling off a layer of removing region of the first substrate from the bonded structure to obtain a first film; at a first temperature, performing a first etching to etch the first film to remove a first thickness of the first film; at a second temperature, performing a second etching to etch the first film to planarize the first film and remove a second thickness of the first film, the first temperature being lower than the second temperature, the first thickness being greater than the second thickness, and a sum of the first thickness and the second thickness being a total etching thickness of the first film.Type: GrantFiled: January 28, 2021Date of Patent: September 13, 2022Assignees: Zing Semiconductor Corporation, SHANGHAI INSTITUTE OF MICROSYSTEM AND INFORMATION TECHNOLOGY, CHINESE ACADEMY OF SCIENCESInventors: Xing Wei, Nan Gao, Zhongying Xue
-
Patent number: 11437274Abstract: Apparatuses and methods to provide a fully self-aligned via are described. A first metallization layer comprises a set of first conductive lines extending along a first direction on a first insulating layer on a substrate, the set of first conductive lines recessed below a top portion of the first insulating layer. A capping layer is on the first insulating layer, and a second insulating layer is on the capping layer. A second metallization layer comprises a set of second conductive lines on the second insulating layer and on a third insulating layer above the first metallization layer. The set of second conductive lines extend along a second direction that crosses the first direction at an angle. At least one via is between the first metallization layer and the second metallization layer. The via is self-aligned along the second direction to one of the first conductive lines. The tapering angle of the via opening may be in a range of from about 60° to about 120°.Type: GrantFiled: September 14, 2020Date of Patent: September 6, 2022Assignee: Micromaterials LLCInventors: Regina Freed, Madhur Sachan, Susmit Singha Roy, Gabriela Alva, Ho-yung David Hwang, Uday Mitra, El Mehdi Bazizi, Angada Bangalore Sachid, He Ren, Sushant Mittal
-
Patent number: 11430955Abstract: A method of manufacturing an oxide semiconductor, includes impregnating a substrate in a solution containing a metal precursor and hydroxyl ions, and forming a metal oxide on the substrate by applying a voltage to the solution. The solution includes a surfactant, and the direction of crystal growth of the metal oxide is controllable based on the surfactant.Type: GrantFiled: June 11, 2020Date of Patent: August 30, 2022Assignee: Research & Business Foundation Sungkyunkwan UniversityInventors: Hyungkoun Cho, Dongsu Kim, Youngdae Yun, Joosung Kim
-
Patent number: 11430850Abstract: A display apparatus includes a first signal line and a second signal line that each extend on a substrate in a first direction and are spaced apart in a second direction that crosses the first direction; a plurality of first metal patterns spaced apart from each other in the first direction, wherein at least a portion of the first metal patterns overlaps the first signal line and is electrically connected to the first signal line; and a plurality of second metal patterns spaced apart from each other in the first direction, wherein at least a portion of the second metal patterns overlaps the second signal line and is electrically connected to the second signal line, wherein the plurality of first metal patterns and the plurality of second metal patterns are spaced apart in the first direction in a zigzag arrangement.Type: GrantFiled: January 22, 2020Date of Patent: August 30, 2022Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Dongwoo Kim, Junhyun Park, Sungjae Moon, Kangmoon Jo
-
Patent number: 11424156Abstract: A detachable structure comprises a carrier substrate and a silicon oxide layer positioned on the substrate at a first interface. The detachable structure is notable in that: the oxide layer has a thickness of less than 200 nm; light hydrogen and/or helium species are distributed deeply and over the entire area of the structure according to an implantation profile, a maximum concentration of which is located in the thickness of the oxide layer; the total dose of implanted light species, relative to the thickness of the oxide layer, exceeds, at least by a factor of five, the solubility limit of these light species in the oxide layer.Type: GrantFiled: January 14, 2019Date of Patent: August 23, 2022Assignee: SoitecInventors: Didier Landru, Oleg Kononchuk, Nadia Ben Mohamed, Rénald Guerin, Norbert Colombet
-
Patent number: 11424164Abstract: In one embodiment, a method may include providing a substrate, comprising a plurality of surface features, an isolation layer, disposed between the plurality of surface features, and a substrate base, disposed subjacent the isolation layer and the plurality of surface features, wherein the plurality of surface features extend above a surface of the isolation layer. The method may include directing a low energy ion beam to the substrate, when the substrate is heated at a targeted temperature, wherein an altered layer is formed within an outer portion of the isolation layer, and wherein an inner portion of the isolation layer is not implanted.Type: GrantFiled: August 28, 2020Date of Patent: August 23, 2022Assignee: Applied Materials, Inc.Inventors: Andrew Michael Waite, Johannes M. van Meer, Jae Young Lee
-
Patent number: 11417752Abstract: Provided is a method for producing a thin film transistor that has a gate electrode, a gate insulating layer, an oxide semiconductor layer, a source electrode and a drain electrode on a substrate. This method for producing a thin film transistor includes a step for forming the oxide semiconductor layer on the gate insulating layer by performing sputtering on a target with plasma. The step for forming the oxide semiconductor layer includes: a first film formation step in which only argon is supplied as a sputtering gas to perform sputtering; and a second film formation step in which a mixed gas of argon and oxygen is supplied as the sputtering gas to perform sputtering. A bias voltage applied to the target is a negative voltage of ?1 kV or higher.Type: GrantFiled: June 7, 2018Date of Patent: August 16, 2022Assignee: NISSIN ELECTRIC CO., LTD.Inventors: Daisuke Matsuo, Yasunori Ando, Yoshitaka Setoguchi, Shigeaki Kishida
-
Patent number: 11393862Abstract: A method for manufacturing a semiconductor module for an image-sensing device is disclosed. The method may comprise forming a first molding component on a first surface of a printed circuit board (PCB); mounting at least a photosensitive member to a second surface of the PCB; and forming a second molding component on the second surface of the PCB. The PCB may comprise at least an electric component on the first surface of the PCB. The first molding component may encapsulate the at least one electric component with the PCB. The second molding component may secure the photosensitive member on the PCB.Type: GrantFiled: June 23, 2020Date of Patent: July 19, 2022Assignee: NINGBO SUNNY OPOTECH CO., LTD.Inventors: Mingzhu Wang, Nan Guo, Zhenyu Chen, Bojie Zhao, Takehiko Tanaka, Feifan Chen, Ye Wu
-
Patent number: 11387099Abstract: A spin coating method includes dispensing a coating material including a nonvolatile film material and a volatile solvent over a substrate, and spin coating the coating material over the substrate by spinning the substrate while applying ultrasound waves to the coating material to reduce a viscosity of the coating material during the spin coating.Type: GrantFiled: November 18, 2020Date of Patent: July 12, 2022Assignee: SANDISK TECHNOLOGIES LLCInventor: Yutaka Ishiguro
-
Patent number: 11373999Abstract: Described herein are apparatuses, methods, and systems associated with a deep trench via in a three-dimensional (3D) integrated circuit (IC). The 3D IC may include a logic layer having an array of logic transistors. The 3D IC may further include one or more front-side interconnects on a front side of the 3D IC and one or more back-side interconnects on a back side of the 3D IC. The deep trench may be in the logic layer to conductively couple a front-side interconnect to a back-side interconnect. The deep trench via may be formed in a diffusion region or gate region of a dummy transistor in the logic layer. Other embodiments may be described and claimed.Type: GrantFiled: June 7, 2018Date of Patent: June 28, 2022Assignee: Intel CorporationInventors: Yih Wang, Rishabh Mehandru, Mauro J. Kobrinsky, Tahir Ghani, Mark Bohr, Marni Nabors
-
Patent number: 11360073Abstract: A semiconductor device includes a circuit layer and a nanopore layer. The nanopore layer is formed on the circuit layer and is formed with a pore therethrough. The circuit layer includes a circuit unit configured to drive a biomolecule through the pore and to detect a current associated with a resistance of the nanopore layer, whereby a characteristic of the biomolecule can be determined using the currents detected by the circuit unit.Type: GrantFiled: June 11, 2020Date of Patent: June 14, 2022Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Kun-Lung Chen, Tung-Tsun Chen, Cheng-Hsiang Hsieh, Yu-Jie Huang, Jui-Cheng Huang
-
Patent number: 11355389Abstract: A transistor structure with an air gap includes a substrate. A transistor is disposed on the substrate. An etching stop layer covers and contacts the transistor and the substrate. A first dielectric layer covers and contacts the etching stop layer. A second dielectric layer covers the first dielectric layer. A trench is disposed on the gate structure and within the first dielectric layer and the second dielectric layer. A width of the trench within the second dielectric layer is smaller than a width of the trench within the first dielectric layer. A filling layer is disposed within the trench and covers the top surface of the second dielectric layer. An air gap is formed within the filling layer.Type: GrantFiled: December 24, 2020Date of Patent: June 7, 2022Assignee: UNITED MICROELECTRONICS CORP.Inventors: Yunfei Li, Ji Feng, Guohai Zhang, Ching Hwa Tey
-
Patent number: 11348870Abstract: Interconnect structures and methods of fabricating an interconnect structure. A first interconnect and a second interconnect extend in a first direction in a interlayer dielectric layer and are spaced apart from each other. A third interconnect is arranged in the interlayer dielectric layer to connect the first interconnect with the second interconnect. The first interconnect and the second interconnect have a first width, and the third interconnect has a second width that is less than the first width.Type: GrantFiled: July 1, 2020Date of Patent: May 31, 2022Assignee: GlobalFoundries U.S. Inc.Inventors: Jiehui Shu, Xiaoqiang Zhang, Haizhou Yin, Moosung M. Chae, Jinping Liu, Hui Zang
-
Patent number: 11335597Abstract: A method for forming a buried metal line in a substrate includes forming, at a position between a pair of semiconductor structures protruding from the substrate, a metal line trench in the substrate at a level below a base of each semiconductor structure of the pair. Forming the metal line trench includes etching an upper trench portion in the substrate, forming a spacer on sidewall surfaces of the upper trench portion that expose a bottom surface of the upper trench portion, and, while the spacer masks the sidewall surfaces, etching a lower trench portion by etching the substrate via the upper trench portion such that a width of the lower trench portion exceeds a width of the upper trench portion. The method further includes forming the metal line in the metal line trench.Type: GrantFiled: August 1, 2020Date of Patent: May 17, 2022Assignee: IMEC vzwInventors: Eugenio Dentoni Litta, Anshul Gupta, Julien Ryckaert, Boon Teik Chan
-
Patent number: 11315786Abstract: The present disclosure provides a semiconductor device structure with fine patterns at different levels and a method for forming the semiconductor device structure, which can prevent the collapse of the fine patterns and reduces the parasitic capacitance between fine patterns The semiconductor device structure includes a substrate; a first target structure disposed over the substrate, wherein the first target structure comprises a first portion, a second portion, and a third portion, a height of the first portion and a height of the second portion are greater than a height of the third portion; a second target structure disposed over the target layer, wherein the second target structure comprises a fourth portion, a fifth portion, and a sixth portion: a low-level conductive pattern positioned between the first target structure and the second target structure; and a high-level conductive pattern positioned in the first target structure.Type: GrantFiled: March 6, 2020Date of Patent: April 26, 2022Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Cheng-Hsiang Fan
-
Patent number: 11316043Abstract: A transistor device with a gate electrode in a vertical gate trench is described. The gate electrode includes a silicon gate region and a metal inlay region. The silicon gate region forms at least a section of a sidewall of the gate electrode. The metal inlay region extends up from a lower end of the gate electrode.Type: GrantFiled: December 17, 2019Date of Patent: April 26, 2022Assignee: Infineon Technologies Austria AGInventors: Robert Paul Haase, Jyotshna Bhandari, Heimo Hofer, Ling Ma, Ashita Mirchandani, Harsh Naik, Martin Poelzl, Martin Henning Vielemeyer, Britta Wutte
-
Patent number: 11309429Abstract: A thin film transistor includes an active layer over a substrate, a gate electrode over the active layer, a gate line connected with the gate electrode, and a gate insulation film between the active layer and the gate electrode. The active layer includes a channel region overlapping the gate electrode, and a drain region and a source region on respective sides of the channel region. A length of a straight line connecting the drain region and the source region by a shortest distance may be greater than a width of the gate line parallel to the straight line.Type: GrantFiled: March 16, 2020Date of Patent: April 19, 2022Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Joonseok Park, Jihun Lim, Myounghwa Kim, Taesang Kim, Yeonkeon Moon