Patents Examined by Sam Rizk
-
Patent number: 9941907Abstract: A memory management method, a memory storage device and a memory control circuit unit are provided. The method includes: configuring a default encoding rule for a first physical erasing unit which includes encoding data to be stored to the first physical erasing unit based on a default code rate; configuring a first encoding rule, for the first physical erasing unit according to error estimating information of the first physical erasing unit, which includes encoding data to be stored to a first-type physical programming unit and a second-type physical programming unit belonging to the first physical erasing unit based on a first code rate and a second code rate respectively, where a value of the first code rate is greater than a value of the default code rate, and a value of the second code rate is less than the value of the default code rate.Type: GrantFiled: August 12, 2016Date of Patent: April 10, 2018Assignee: EpoStar Electronics Corp.Inventor: Yu-Hua Hsiao
-
Patent number: 9940191Abstract: A plurality of data words are written into a TCAM; each has binary digits and don't-care digits. Contemporaneously, for each of the words: a first checksum is calculated on the binary digits; and the following are stored in a corresponding portion of a RAM: an identifier of the binary digits and the first checksum. The ternary content-addressable memory is queried with an input word. Upon the querying yielding a match, further steps include retrieving, from the random-access memory, corresponding values of the identifier of the binary digits and the first checksum; computing a second checksum on the input word, using the identifier of the binary digits; and if the second and first checksums are not equal, determining in real time that the match is a false positive.Type: GrantFiled: November 21, 2015Date of Patent: April 10, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Bulent Abali, Bartholomew Blaner
-
Patent number: 9935658Abstract: A data processing apparatus includes a memory, a processor which outputs write data when making a write request to the memory, and which inputs read data when making a read request to the memory, a first circuit which is coupled between the memory and the processor, and which includes a parity generating circuit generating a parity comprising a plurality of parity bits from the write data, the parity being written with the write data into the memory, and a second circuit which is coupled between the memory and the processor, and which includes a parity check circuit detecting a presence or an absence of an error of one-bit or two-bits in the read data and the parity read from the memory.Type: GrantFiled: April 21, 2017Date of Patent: April 3, 2018Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Yukitoshi Tsuboi, Hideo Nagano
-
Patent number: 9934088Abstract: Uncorrectable memory errors may be reduced by determining a logical array address for a set of memory arrays and transforming the logical array address to at least two unique array addresses based, at least in part, on logical locations of at least two memory arrays within the set of memory arrays. The at least two memory arrays are then accessed using the at least two unique array addresses, respectively.Type: GrantFiled: September 3, 2015Date of Patent: April 3, 2018Assignee: Intel CorporationInventors: Kiran Pangal, Prashant S. Damle, Rajesh Sundaram, Shekoufeh Qawami, Julie M. Walker, Doyle Rivers
-
Patent number: 9935657Abstract: The present invention provides a method of transmitting broadcast signals. The method includes, formatting, by an input formatting block, input streams into plural PLPs(Physical Layer Pipes); encoding, by an encoder, data in the plural PLPs; time interleaving, by a time interleaver, the encoded data in the plural PLPs, wherein the time interleaving includes: cell interleaving, by a cell interleaver, the encoded data by permuting cells in a FEC(Forward Error Correction) block in the plural PLPs; frame mapping, by a framer, the time interleaved data onto at least one signal frame; and waveform modulating, by a waveform block, the mapped data in the at least one signal frame and transmitting, by the waveform block, broadcast signals having the modulated data.Type: GrantFiled: April 25, 2017Date of Patent: April 3, 2018Assignee: LG ELECTRONICS INC.Inventors: Jongseob Baek, Woosuk Ko, Seoyoung Back, Sungryong Hong
-
Patent number: 9924208Abstract: A method is described for transmitting broadcast signals. First encoding of first broadcast service data is performed. Second encoding of the first encoded first broadcast service data is performed. The broadcast signals having the second encoded first broadcast service data multiplexed with second broadcast service data are transmitted. Each of the second encoded first broadcast service data and the second broadcast service data is allocated in a different data unit. The second encoded first broadcast service data and the second broadcast service data are allocated in different data units, respectively. Different robustness are allocated to the first broadcast service data and the second broadcast service data.Type: GrantFiled: January 4, 2016Date of Patent: March 20, 2018Assignee: LG ELECTRONICS INC.Inventors: Hyoung Gon Lee, In Hwan Choi, Kook Yeon Kwak, Jong Moon Kim, Won Gyu Song, Byoung Gill Kim, Jin Woo Kim
-
Patent number: 9916199Abstract: Provided are a method and apparatus for an error tolerance aware data retention scheme in a storage device for multi-scale error tolerant data. A mapping of retention priorities to sectors of the storage units maps higher retention priorities to sectors having a higher retention capability. A data stream and retention metadata for the data stream indicate retention priorities for segments of the data stream. Segments of the data stream having less error tolerance are mapped to higher retention priorities than segments of the data stream having greater error tolerance. The mapping of retention priorities is used to determine a sector having a retention priority matching a retention priority of a segment of the data stream indicated in the retention metadata. The segment of the data stream is stored in the determined sector.Type: GrantFiled: March 30, 2016Date of Patent: March 13, 2018Assignee: INTEL CORPORATIONInventors: Tal Azogui, Vered Bar Bracha, Vallabhajosyula S. Somayazulu, Wei Wu
-
Patent number: 9917599Abstract: A coding scheme for coding “code constructs” (for example, alphanumeric characters) into “bit sequences,” where at least one of the code constructs is assigned at least two different bit sequences (that is, a first bit sequence and a second bit sequence). This is sometimes referred to herein as “alternative codings for a single code construct.” In some embodiments, at least one of the alternative codings includes bits that can be used for error detection and/or correction. In some embodiments, the code scheme will be similar to a pre-existing code scheme that does not have alternative codings for a single code construct so that the alternative-codings coding scheme is back compatible with data encoded under the pre-existing coding scheme.Type: GrantFiled: August 19, 2015Date of Patent: March 13, 2018Assignee: International Business Machines CorporationInventors: Itzhack Goldberg, Erik Rueger, Lance W. Russell, Neil Sondhi
-
Patent number: 9916200Abstract: Fault-tolerant distributed information handling systems and methods, including a method in a system including: a first host configured to store a first fragment of data, a second host configured to store a second fragment of data, a third host configured to store a third fragment of data, and a fourth host configured to store a first code derived at least from the first fragment of data, the second fragment of data, and the third fragment of data, are provided. The method includes: the first agent transmitting via a multicast operation an updated second fragment of data to the second host and the fourth host; a second agent corresponding to the second host transmitting via a unicast operation the second fragment of data to the fourth host; and generating a second code derived from the first code, the second fragment of data, and the updated second fragment of data.Type: GrantFiled: August 12, 2016Date of Patent: March 13, 2018Assignee: Dell Products, LPInventors: Ke Xu, Dharmesh M. Patel, William Brad Langford
-
Patent number: 9911509Abstract: Methods and apparatus related to utilization of counter(s) for locating faulty die in a distributed codeword storage system are described. In one embodiment, first logic determines a plurality of values. Each of the plurality of values corresponds to a number of zeros or a number of ones in bits read from a portion of each of a plurality of memory dies. Second logic determines one or more candidates as a faulty die amongst the plurality of memory dies based at least in part on a comparison of the plurality of values for the plurality of memory dies. Other embodiments are also disclosed and claimed.Type: GrantFiled: December 6, 2013Date of Patent: March 6, 2018Assignee: Intel CorporationInventor: Ravi H. Motwani
-
Patent number: 9904594Abstract: The present disclosure includes apparatuses and methods for monitoring error correction operations performed in memory. A number of embodiments include a memory and circuitry configured to determine a quantity of erroneous data corrected during an error correction operation performed on soft data associated with a sensed data state of a number of memory cells of the memory, determine a quality of soft information associated with the erroneous data corrected during the error correction operation performed on the soft data, and determine whether to take a corrective action on the sensed data based on the quantity of the erroneous data corrected during the error correction operation and the quality of the soft information associated with the erroneous data corrected during the error correction operation.Type: GrantFiled: April 15, 2016Date of Patent: February 27, 2018Assignee: Micron Technology, Inc.Inventors: Mustafa N. Kaynak, Patrick R. Khayat, Sivagnanam Parthasarathy
-
Patent number: 9905263Abstract: According to one embodiment, a magnetic disk device includes a disk including a first recording area, a head includes a write head configured to write data to the disk, and a read head configured to read data from the disk, and a controller configured to set particular areas in same circumferential positions on tracks of the first recording area, and to write, to the respective particular areas, parity data based on data read from areas other than the particular areas.Type: GrantFiled: March 31, 2016Date of Patent: February 27, 2018Assignee: KABUSHIKI KAISHA TOSHIBAInventor: Shuuichi Kojima
-
Patent number: 9904491Abstract: Provided are a memory device, a memory system, and a method of operating the memory device. A method of operating a memory device including a plurality of random access memory (RAM) chips includes inputting a read command, reading a plurality of pieces of block data including first block data corresponding to the read command from each of the plurality of RAM chips, generating two-dimensional (2D) data by combining the plurality of pieces of block data read from each of the RAM chips, and processing the read command by using the 2D data.Type: GrantFiled: December 2, 2015Date of Patent: February 27, 2018Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dong-Uk Kim, Jin-Ho Yi
-
Patent number: 9904592Abstract: Apparatus, systems, and methods to manage memory latency operations are described. In one embodiment, an electronic device comprises a processor and a memory control logic to receive data from a remote memory device, store the data in a local cache memory, receive an error correction code indicator associated with the data, and implement a data management policy in response to the error correction code indicator. Other embodiments are also disclosed and claimed.Type: GrantFiled: February 26, 2014Date of Patent: February 27, 2018Assignee: Intel CorporationInventors: Robert J. Royer, Jr., Blaise Fanning, Eng Hun Ooi
-
Patent number: 9906243Abstract: In some embodiments, an apparatus includes an optical transceiver which includes a rate-adaptive forward error correction (FEC) encoder and a rate-adaptive FEC decoder. The rate-adaptive FEC encoder is configured to adjust a number of a set of known symbols associated with a codeword to achieve rate adaption. A length of the codeword is fixed. The rate-adaptive FEC encoder is configured to generate the codeword based on (1) a set of information symbols including the set of known symbols and a set of data symbols, and (2) a fixed number of a set of parity symbols generated using information symbols. The rate-adaptive FEC decoder is configured to receive a set of reliability values associated with a channel word, and expand the set of reliability values to produce an expanded set of reliability values. The rate-adaptive FEC decoder is further configured to decode the expanded set of reliability values.Type: GrantFiled: March 24, 2016Date of Patent: February 27, 2018Assignee: Juniper Networks, Inc.Inventors: Murat Arabaci, Marianna Pepe, Philip A. Thomas, David Ofelt, Massimiliano Salsi
-
Patent number: 9882584Abstract: Provided is a low density parity check decoder, which includes a bit node calculating unit configured to calculate a bit node, a check node calculating unit configured to calculate a check node, a control unit configured to control calculation of the bit node and the check node, and a storage unit configured to store calculation values of the bit node or the check node, wherein the control unit calculates the bit node or the check node so that the node calculations are overlapped, by using an address offset value of the storage unit, thereby reducing a decoding time.Type: GrantFiled: April 19, 2016Date of Patent: January 30, 2018Assignee: KOREA UNIVERSITY RESEARCH AND BUSINESS FOUNDATIONInventors: Jun-Young Wi, Jun Heo, Sung Won Kim
-
Patent number: 9875151Abstract: A controller includes a link interface that is to couple to a first link to communicate bi-directional data and a second link to transmit unidirectional error-detection information. An encoder is to dynamically add first error-detection information to at least a portion of write data. A transmitter, coupled to the link interface, is to transmit the write data. A delay element is coupled to an output from the encoder. A receiver, coupled to the link interface, is to receive second error-detection information corresponding to at least the portion of the write data. Error-detection logic is coupled to an output from the delay element and an output from the receiver. The error-detection logic is to determine errors in at least the portion of the write data by comparing the first error-detection information and the second error-detection information, and, if an error is detected, is to assert an error condition.Type: GrantFiled: November 2, 2016Date of Patent: January 23, 2018Assignee: Rambus Inc.Inventors: Yuanlong Wang, Frederick A. Ware
-
Patent number: 9875156Abstract: A data storage device includes a set of latches, read/write circuitry, a memory, and an interleaver. The set of latches is configured to receive data. The read/write circuitry is coupled to the set of latches. The memory is coupled to the read/write circuitry. The interleaver is configured to interleave the data and to cause the read/write circuitry to program the interleaved data to the memory. The set of latches, the read/write circuitry, the memory, and the interleaver are integrated within a common die.Type: GrantFiled: October 1, 2015Date of Patent: January 23, 2018Assignee: SanDisk Technologies LLCInventors: Eran Sharon, Ariel Navon, Alexander Tsang-Nam Chu, Wanfang Tsai, Idan Alrod
-
Patent number: 9870835Abstract: A memory repairing method and a memory device applying the same are disclosed, wherein the method comprises steps as follows: A memory device comprising at least one page having a plurality of cell strings is firstly provided. A regular data pattern is then provided to block at least two of the plurality of cell strings, and the blocked cells strings are marked as inaccessible.Type: GrantFiled: March 4, 2015Date of Patent: January 16, 2018Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Shih-Hung Chen
-
Patent number: 9865361Abstract: A memory diagnostic system comprises a test engine and a miscompare logic. The test engine provides test instructions with expected data to a memory under test (“MUT”). The MUT processes such test patterns and outputs the results of such test patterns as stored data. The miscompare logic has local miscompare logics and a global miscompare logic. Each of the local miscompare logics compares a predefined range of bits of the expected data with a corresponding predefined range of bits of the stored data. One or more miscompare flags are generated for one or more miscompares determined by the local miscompare logics. The global miscompare logic monitors the one or more miscompare flags. When a total number of the miscompare flags exceeds a threshold number, the global miscompare logic generates a pause signal to the local miscompare logics to capture a current state of the local miscompare logics.Type: GrantFiled: April 27, 2016Date of Patent: January 9, 2018Assignee: Invecas, Inc.Inventors: Thomas Chadwick, Kevin W. Gorman, Nancy Pratt