Patents Examined by Sam Rizk
-
Patent number: 9864550Abstract: Provided are a method and an apparatus of recovering and encoding for data recovery in a storage system and a distributed storage system of supporting, when a node storing data is lost in a distributed storage environment, a function to recover the lost node. According to exemplary embodiments of the present invention, in a method of encoding for recovering data loss in a distributed storage system, it is possible to guarantee jointly optimized locality with respect to a loss of two or more specific numbers of nodes and recover data of lost nodes in the distributed storage system by using a smaller number of nodes while using a smaller storage capacity.Type: GrantFiled: March 30, 2016Date of Patent: January 9, 2018Assignee: INDUSTRY-ACADEMIC COOPERATION FOUNDATION, YONSEI UNIVERSITYInventors: Hong Yeop Song, Jung Hyun Kim
-
Patent number: 9864537Abstract: An aspect includes a method for receiving a memory allocation request for a logical partition. Partition mirroring is enabled for the logical partition. Unscrubbed memory is allocated to both a first and a second copy of the logical partition, with the second copy of the logical partition mirroring the first copy of the logical partition. Scrubbing of the first and second copy of the logical partitions is initiated. Subsequent to initiating the scrubbing one of the first and second copy of the logical partition is selected and partition mirroring is disabled for the logical partition. The first copy of the logical partition is deallocated based on selecting the second copy of the logical partition. The second copy of the logical partition is deallocated based on selecting the first copy of the logical partition. The copy that is selected will continue to be scrubbed on a periodic based.Type: GrantFiled: April 21, 2016Date of Patent: January 9, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Diyanesh B. Chinnakkonda Vidyapoornachary, Marc A. Gollub, Tony E. Sawan
-
Patent number: 9858144Abstract: A method and apparatus for performing reliable general-purpose computing. Each sub-core of a plurality of sub-cores of a processor core processes a same instruction at a same time. A code analyzer receives a plurality of residues that represents a code word corresponding to the same instruction and an indication of whether the code word is a memory address code or a data code from the plurality of sub-cores. The code analyzer determines whether the plurality of residues are consistent or inconsistent. The code analyzer and the plurality of sub-cores perform a set of operations based on whether the code word is a memory address code or a data code and a determination of whether the plurality of residues are consistent or inconsistent.Type: GrantFiled: August 20, 2015Date of Patent: January 2, 2018Assignee: National Technology & Engineering Solutions of Sandia, LLCInventor: Erik DeBenedictis
-
Patent number: 9859923Abstract: An encoding method generates an encoded sequence by performing encoding of a given coding rate according to a predetermined parity check matrix. The predetermined parity check matrix is a first parity check matrix or a second parity check matrix. The first parity check matrix corresponds to a low-density parity check (LDPC) convolutional code using a plurality of parity check polynomials. The second parity check matrix is generated by performing at least one of row permutation and column permutation with respect to the first parity check matrix. An eth parity check polynomial that satisfies zero, of the LDPC convolutional code, is expressible by using a predetermined mathematical formula.Type: GrantFiled: May 24, 2016Date of Patent: January 2, 2018Assignee: SUN PATENT TRUSTInventor: Yutaka Murakami
-
Patent number: 9853780Abstract: The method is used for detection and/or removal of errors in transmission systems which comprise a transmitter unit and at least one receiver unit. The transmitter unit transmits to the receiver unit on a semi-persistent transmission resource which provides an adjustable frequency range and an adjustable time period. Furthermore, the self-repeating, semi-persistent transmission resource repeating with the period TSPS is rigidly assigned to the receiver unit. Following this, at least one but not all of the HARQ process numbers available for the self-repeating, semi-persistent transmission resource are reserved for the latter.Type: GrantFiled: October 24, 2012Date of Patent: December 26, 2017Assignee: ROHDE & SCHWARZ GMBH & CO. KGInventors: Alexander Tyrrell, William Powell
-
Patent number: 9852025Abstract: Disclosed are different types of mechanisms for protecting data stored on a solid state drive or device (SSD) without erasing that data and/or without physically destroying the SSD. The different types of mechanisms can be used alone or in combination to prevent data stored on the SSD from being retrieved (accessed and/or read) in a usable or understandable form. The mechanisms include erasing logical-to-physical address mapping information (that is also used for error correction coding and interleaving), erasing compression information, erasing encryption keys, and changing the codec used for error correction coding. Each mechanism can be used online with the SSD installed in a computer system/server.Type: GrantFiled: March 29, 2016Date of Patent: December 26, 2017Assignee: Alibaba Group Holding LimitedInventor: Shu Li
-
Patent number: 9841798Abstract: The invention relates to a method for the secured digital transmission of current measurement values and to a battery (1) and a battery controller (10) which are suitable for carrying out the method.Type: GrantFiled: October 9, 2014Date of Patent: December 12, 2017Assignee: Robert Bosch GmbHInventors: Stefan Butzmann, Sven Bergmann
-
Patent number: 9819444Abstract: A system to implement a communication line coding scheme using a non-complex bit-to-symbol mapping, a forward error correction (FEC) coding, and an additive bit scrambler after the FEC at the PHY layer is provided. The system may be a part of or implemented by an automobile component. The system may be a PHY device configured to convert data from the MAC layer into 2D-PAM3 symbols that are transmitted across a communication link at a predetermined transmission rate, such as to be compliant with a communication standard. The PHY device may select characteristics of the conversion, such as the FEC coded symbol, based on the target transmission rate. The PHY device may include a transceiver, and may convert the data from MAC layer to PHY layer and back.Type: GrantFiled: May 6, 2015Date of Patent: November 14, 2017Assignee: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.Inventors: Ba-Zhong Shen, Ahmad Chini, Chung Ming Tu, Mehmet Vakif Tazebay
-
Patent number: 9818492Abstract: A method for testing a memory includes performing an error correction code check (ECC check) on user data stored in the memory, inverting the user data stored in the memory, performing a further ECC check on the inverted user data stored in the memory, and inverting the inverted user data stored in the memory for restoring the user data in the memory.Type: GrantFiled: June 11, 2014Date of Patent: November 14, 2017Assignee: Infineon Technologies AGInventor: Klaus Oberlaender
-
Patent number: 9804923Abstract: A disclosed method for implementing a RAID-6 virtual disk includes performing data storing operations in response to receiving write data. The data storing operations include, in at least one embodiment: storing a block of the write data in D data stripes distributed across D of N storage devices, where D and N are integers greater than 0 and N is greater than D.Type: GrantFiled: December 14, 2015Date of Patent: October 31, 2017Assignee: Dell Products L.P.Inventors: Vishnu Murty Karrotu, Neeraj Joshi, Kavi K. Chakkravarthy
-
Patent number: 9804921Abstract: A nonvolatile memory apparatus is provided with a nonvolatile memory including a plurality of blocks each being a recording area of the data and a unit of erasing of the data, and a controller for controlling writing or reading of the data to/from the nonvolatile memory. Each of the blocks includes pages each being a unit of reading of the data. The controller, when data of a first page is read in response to the data read request from the external apparatus, reads data of an other page other than the first page in a block from which the data is read, and calculates a number of errors of the data in the other page, and rewrites the data into an other block when the block from which the data is read satisfies a predetermined condition on the error based on the calculated number of errors.Type: GrantFiled: December 14, 2015Date of Patent: October 31, 2017Assignee: Panasonic Intellectual Property Management Co., Ltd.Inventor: Masato Suto
-
Patent number: 9798619Abstract: A method includes identifying an independent data object of a plurality of independent data objects for retrieval from dispersed storage network (DSN) memory. The method further includes determining a mapping of the plurality of independent data objects into a data matrix, wherein the mapping is in accordance with the dispersed storage error encoding function. The method further includes identifying, based on the mapping, an encoded data slice of the set of encoded data slices corresponding to the independent data object. The method further includes sending a retrieval request to a storage unit of the DSN memory regarding the encoded data slice. When the encoded data slice is received, the method further includes decoding the encoding data slice in accordance with the dispersed storage error encoding function and the mapping to reproduce the independent data object.Type: GrantFiled: November 15, 2016Date of Patent: October 24, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jason K. Resch, Greg Dhuse, Andrew Baptist
-
Patent number: 9792177Abstract: According to one embodiment, a data recovery circuit includes an XOR operation unit, an erroneous bit position inferring unit, an error factor inferring unit, and an error provisionally determining unit. The XOR operation unit performs a bitwise XOR operation on M data sequences of N bits, where M and N are integers of two or greater. The erroneous bit position inferring unit infers an erroneous bit position based on the XOR operation result. The error factor inferring unit infers the inverted direction of the erroneous bit. The error provisionally determining unit performs bit inversion in the erroneous bit position, the direction of the bit inversion being opposite to the inferred inverted direction.Type: GrantFiled: December 15, 2015Date of Patent: October 17, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Yosuke Kondo, Kenji Yoshida
-
Patent number: 9792174Abstract: In a flash memory, redundant columns are used alternatively as replacement columns for replacing bad columns or to provide additional redundancy for ECC encoding. Locations of bad columns are indicated to a soft-input ECC decoder so that data bits from bad columns are treated as having a lower reliability than data bits from other columns.Type: GrantFiled: August 31, 2015Date of Patent: October 17, 2017Assignee: SANDISK TECHNOLOGIES LLCInventors: Damian Pablo Yurzola, Eran Sharon, Idan Alrod, Michael Altshuler, Madhuri Kotagiri, Rajeev Nagabhirava
-
Patent number: 9793924Abstract: A forward error correction decoder and method of decoding a codeword is provided. The decoder comprises a convergence processor for estimating an expectation of codeword convergence. The convergence processor is configured to calculate a first value of a figure of merit; calculate a second value of the figure of merit; combine the second value of the figure of merit and the first value of the figure of merit to produce a progress value; compare the progress value of the decoding to a progress threshold; and increase a maximum number of iterations of the decoder if the progress value is greater than the progress threshold. The maximum number of iterations may be initially set to a low number beneficial for power consumption and raw throughput. Increasing the maximum number of iterations devotes additional resources to a particular codeword and is beneficial for error rate performance.Type: GrantFiled: December 4, 2015Date of Patent: October 17, 2017Assignee: Microsemi Solutions (U.S.), Inc.Inventors: Peter Graumann, Sean G. Gibb
-
Patent number: 9787325Abstract: Disclosed are an encoder, a transmitting device, a coding method and a transmission method with which the transmission amount is reduced and a deterioration in transmission efficiency is suppressed while improving reception quality when QC-LDPC or a like block coding is used. A puncture pattern setting unit searches for a puncture pattern for each integral multiple of the number of columns or for each divisor of the number of columns of a sub block matrix that forms a check matrix (H) of a QC-LDPC code, and a puncture unit (data reduction unit) switches the puncture pattern for each integral multiple of the number of columns or for each divisor of the number of columns of the sub block matrix that forms the check matrix of the QC-LDPC code.Type: GrantFiled: June 18, 2015Date of Patent: October 10, 2017Assignee: Panasonic Intellectual Property Corporation of AmericaInventors: Yutaka Murakami, Shutai Okamura
-
Patent number: 9778980Abstract: An operating method of a memory controller includes: generating a soft decision read data for stored data read from a semiconductor memory device according to a soft decision read voltage, wherein the stored data is stored in the semiconductor memory device through sequential operations of ECC encoding and scrambling; and generating a first de-scrambled data by performing de-scrambling operation to a sign bit of the soft decision read data.Type: GrantFiled: October 5, 2015Date of Patent: October 3, 2017Assignee: SK Hynix Inc.Inventor: Do-Hun Kim
-
Patent number: 9778983Abstract: An integrated circuit (IC) device including an SRAM module coupled to wrapper logic is disclosed. The wrapper logic includes an error correction code (ECC) encoder configured to encode input data in accordance with an ECC encoding scheme and output the encoded input data to the SRAM module, an ECC decoder configured to decode output data received from the SRAM module, output the decoded output data, and write decoding information back to the SRAM module, an error controller coupled to the ECC decoder that is configured to control the ECC decoder in accordance with the ECC encoding scheme, and a central controller coupled to the components of the wrapper logic and the SRAM module in order to control operations between the components of the wrapper logic and the SRAM module.Type: GrantFiled: August 6, 2015Date of Patent: October 3, 2017Assignee: NXP B.V.Inventors: Nur Engin, Ajay Kapoor
-
Patent number: 9766978Abstract: A memory comprises a set of content memory banks, a parity memory bank, and a register corresponding to the parity memory bank. A first memory interface device is configured to, in response to receiving a write request to write to the set of content memory banks, perform a write operation over multiple clock cycles including temporarily storing parity information corresponding to the write request in the register before the parity information is written to the parity memory bank. A second memory interface device is configured to: in response to i) receiving a read request to read data from a memory bank in the set of content memory banks, and ii) determining that information responsive to the read request is to be reconstructed using parity information, and selectively use information from either i) the register or ii) the parity memory bank, to reconstruct information responsive to the read request.Type: GrantFiled: December 9, 2015Date of Patent: September 19, 2017Assignee: Marvell Israel (M.I.S.L) Ltd.Inventor: Yaron Kittner
-
Patent number: 9766974Abstract: The present invention provides a data-storage device including a flash memory and a controller. The flash memory includes a plurality of blocks, and each of the blocks has a plurality of pages, wherein each of the pages has a plurality of sub-pages and a plurality of spare areas, each of the spare areas is arranged to store a spare data sector, and the spare data sector respectively corresponds to the sub-pages. The controller is arranged to access the sub-pages according to the spare data sector.Type: GrantFiled: November 19, 2014Date of Patent: September 19, 2017Assignee: SILICON MOTION, INC.Inventors: Li-Shuo Hsiao, Chang-Kai Cheng