Patents Examined by Samuel Dillon
-
Patent number: 8954664Abstract: A disk drive comprising a rotatable disk, a head actuated over the disk, and a controller is disclosed. The controller is configured to write data on the disk using the head, to store logical-to-physical mapping information for data already written on the disk in a circular buffer as the data is written on the disk, and to write a plurality of metadata files on the disk using the head, wherein the plurality of metadata files are interspersed with the data on the disk and each of the metadata files includes contents of the circular buffer at a time the metadata file is written on the disk.Type: GrantFiled: October 1, 2010Date of Patent: February 10, 2015Assignee: Western Digital Technologies, Inc.Inventors: David C. Pruett, Marcus A. Carlson
-
Patent number: 8856436Abstract: According to one embodiment, a method for accessing host data records stored on a VTS system includes receiving a mount request to access at least one host data record on a VTS system, determining a number of host compressed data records per physical block on a sequential access storage medium, determining a PBID that corresponds to the requested at least one host data record, accessing a physical block on the sequential access storage medium corresponding to the PBID, and outputting the physical block without outputting an entire logical volume that the physical block is stored to. In another embodiment, a VTS system includes random access storage, sequential access storage, support for at least one virtual volume, a storage manager having logic for determining a PBID that corresponds to a SLBID, and logic for performing the above described method. Other methods are also described.Type: GrantFiled: May 30, 2012Date of Patent: October 7, 2014Assignee: International Business Machines CorporationInventor: Jonathan W. Peake
-
Patent number: 8843727Abstract: An embodiment of the present invention is a technique to enhance address translation performance. A register stores capability indicators to indicate capability supported by a circuit in a chipset for address translation of a guest physical address to a host physical address. A plurality of multi-level page tables is used for page walking in the address translation. Each of the page tables has page table entries. Each of the page table entries has at least an entry specifier corresponding to the capability indicated by the capability indicators.Type: GrantFiled: September 30, 2004Date of Patent: September 23, 2014Assignee: Intel CorporationInventors: Ioannis Schoinas, Gilbert Neiger, Rajesh Madukkarumukumana, Ku-jei King, Richard Uhlig, Achmed Rumi Zahir, Koichi Yamada
-
Patent number: 8825941Abstract: Flash memory drives and related methods are disclosed that operate to keep frequently written data, which results in frequently erased blocks, in SLC flash, and relatively static data in MLC flash. A flash drive according to the present disclosure keeps track of the number of times that data for each logical block address (LBA) has been written to the flash memory, and determines whether to store newly received data associated with a particular LBA in SLC flash or in MLC flash depending on the number of writes that have occurred for that particular LBA. For each logical block sent to the flash drive, a comparison is made of the write count of the associated LBA to a threshold. If the write count is above the threshold, the logical block is written to SLC flash. If the write count is below the threshold, the logical block is written to MLC flash.Type: GrantFiled: June 25, 2009Date of Patent: September 2, 2014Assignee: STEC, Inc.Inventors: Mark Moshayedi, Seyed Jalal Sadr
-
Patent number: 8806166Abstract: Evaluating memory allocation in a multi-node computer including calculating, in dependence upon a normalized measure of page frame demand, a weighted coefficient of memory affinity, the weighted coefficient representing desirability of allocating memory from the node, and allocating memory may include allocating memory in dependence upon the weighted coefficient of memory affinity.Type: GrantFiled: September 29, 2005Date of Patent: August 12, 2014Assignee: International Business Machines CorporationInventors: Kenneth R. Allen, Rebecca N. B. Legler, Kenneth C. Vossen
-
Patent number: 8799553Abstract: Systems, methods, and devices for dynamically mapping and remapping memory when a portion of memory is activated or deactivated are provided. In accordance with an embodiment, an electronic device may include several memory banks, one or more processors, and a memory controller. The memory banks may store data in hardware memory locations and may be independently deactivated. The processors may request the data using physical memory addresses, and the memory controller may translate the physical addresses to hardware memory locations. The memory controller may use a first memory mapping function when a first number of memory banks is active and a second memory mapping function when a second number is active. When one of the memory banks is to be deactivated, the memory controller may copy data from only the memory bank that is to be deactivated to the active remainder of memory banks.Type: GrantFiled: September 30, 2010Date of Patent: August 5, 2014Assignee: Apple Inc.Inventors: Ian Hendry, Rajabali Koduri, Jeffry Gonion
-
Patent number: 8782347Abstract: In one embodiment, a method includes receiving a read request from a first caching agent and if a directory entry associated with the request is in an unknown state, an invalidating snoop message is sent to at least one other caching agent to invalidate information in a cache location of the other caching agent corresponding to the location of the read request, to enable setting of the directory entry into a known state. Other embodiments are described and claimed.Type: GrantFiled: June 26, 2009Date of Patent: July 15, 2014Assignee: Intel CorporationInventors: Ganesh Kumar, Dheemanth Nagaraj, Vincent R. Freytag, Eric DeLano, Gregory S. Averill
-
Patent number: 8775740Abstract: The present disclosure describes a system and method for high performance, power efficient store buffer forwarding. Some illustrative embodiments may include a system, comprising: a processor coupled to an address bus; a cache memory that couples to the address bus and comprises cache data (the cache memory divided into a plurality of ways); and a store buffer that couples to the address bus, and comprises store buffer data, a store buffer way and a store buffer index. The processor selects the store buffer data for use by a data load operation if a selected way of the plurality of ways matches the store buffer way, and if at least part of the bus address matches the store buffer index.Type: GrantFiled: August 30, 2005Date of Patent: July 8, 2014Assignee: Texas Instruments IncorporatedInventor: Muralidharan S. Chinnakonda
-
Patent number: 8769189Abstract: Techniques are described herein for managing data in a block-based flash memory device which avoid the need to perform sector erase operations each time data stored in the flash memory device is updated. As a result, a large number of write operations can be performed before a sector erase operation is needed. In addition, the block-based flash memory can emulate both programming and erasing on a byte-by-byte basis, like that provided by an EEPROM.Type: GrantFiled: April 27, 2010Date of Patent: July 1, 2014Assignee: Macronix International Co., Ltd.Inventors: Hsiang-Pang Li, Chung-Jae Doong, Cheng-Yuan Wang
-
Patent number: 8762622Abstract: Flash memory drives and related methods are disclosed that operate to keep frequently written data, which results in frequently erased blocks, in SLC-mimicking MLC flash, and relatively static data in normal MLC flash. A flash drive according to the present disclosure keeps track of the number of times that data for each logical block address (LBA) has been written to the flash memory, and determines whether to store newly received data associated with a particular LBA in SLC-mimicking MLC flash or in normal MLC flash depending on the number of writes that have occurred for that particular LBA. Dynamic allocation can occur between the two types of MLC. Related methods and software are also described.Type: GrantFiled: June 25, 2009Date of Patent: June 24, 2014Assignee: STEC, Inc.Inventors: Mark Moshayedi, Seyed Jalal Sadr
-
Patent number: 8751737Abstract: An apparatus and method for improving synchronization between threads in a multi-core processor system are provided. An apparatus includes a memory, a first processor core, and a second processor core. The memory includes a shared ring buffer for storing data units, and stores a plurality of shared variables associated with accessing the shared ring buffer. The first processor core runs a first thread and has a first cache associated therewith. The first cache stores a first set of local variables associated with the first processor core. The first thread controls insertion of data items into the shared ring buffer using at least one of the shared variables and the first set of local variables. The second processor core runs a second thread and has a second cache associated therewith. The second cache stores a second set of local variables associated with the second processor core.Type: GrantFiled: June 26, 2009Date of Patent: June 10, 2014Assignee: Alcatel LucentInventors: Tian Bu, Girish Chandranmenon, Pak-Ching Lee
-
Patent number: 8738887Abstract: A method is described for preserving the flexibility associated with relative memory addressing in programs designed to be stored in read-only memory.Type: GrantFiled: April 24, 2008Date of Patent: May 27, 2014Assignee: Advanced Micro Devices, Inc.Inventors: Balakrishnan Thoppaswamy, Chang-Hwa Lee, Eddie Howard, Eric Lee, Feng Ding, Simon Lian, Vinod Jani, Yevgen Goryachok
-
Patent number: 8732425Abstract: An electronic apparatus is provided with an arrangement of discrete circuit elements designed to reduce power consumption. Such an arrangement comprises a memory; a memory controller to generate a control signal which controls the memory according to a predetermined operating clock; and a transmission line disposed between the memory controller and the memory to allow the control signal to be transmitted to the memory, wherein the timing of the control signal is controlled by a change of the operating clock.Type: GrantFiled: December 28, 2005Date of Patent: May 20, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: June-bum Lee
-
Patent number: 8719512Abstract: A system controller includes an output unit which transfers an access request from an access source coupled to the system controller to an other system controller; a local snoop control unit that determines whether a destination of the access request from the access source is a local memory unit coupled to the system controller, and locks the destination when the destination is the local memory unit; a receiving unit which receives the access request from the output unit and an access request from an other system controller; a global snoop control unit which sends a response indicating whether the access request is executable or not, and controls locking of the destination of the access request when the destination is the local memory unit; and an access processing unit which unlocks the locking and accesses the memory unit when the access request from the access source becomes executable.Type: GrantFiled: March 26, 2010Date of Patent: May 6, 2014Assignee: Fujitsu LimitedInventor: Go Sugizaki
-
Patent number: 8713278Abstract: A technique for handling stranded file opens for DCOM utility requests in a NSK. In one example embodiment, this is achieved by selecting a source file to be compressed in a disk by the DCOM utility. The source file includes one or more non-contiguous disk file extents and each non-contiguous disk file extent includes multiple blocks. A temporary file is then crated to copy the source file. The multiple blocks in a current non-contiguous disk file extent are then copied from the source file by the DCOM utility by transferring data to the disk as a function of a NSK net transfer data limit size. A current file descriptor of the source file is then stored in an offset field of the temporary file and a current value is then set in the offset field of a source file control block of the source file as a function of whether all of the multiple blocks in the current non-contiguous disk file extent were copied to the disk.Type: GrantFiled: April 25, 2005Date of Patent: April 29, 2014Assignee: Hewlett-Packard Development Company, L.P.Inventors: Murali Palaniappan, Renjith Unni Saraladevi, Sanjit K. Pradhan, Vaibhav A. Nalawade
-
Patent number: 8713283Abstract: A method and system for interfacing a system operating through a logical address space with a direct file storage (DFS) medium is disclosed. The method includes receiving data associated with addresses in a logical block address (LBA) format from a host system and generating file objects manageable by the DFS medium based on a determination of the correlation of the LBA data to host file data. The memory system includes non-volatile memory using the DFS format, an interface for receiving LBA format data, and a controller configured to communicate with the host via an LBA interface and generate file objects from the LBA format data correlated to the host application files usable by the memory system.Type: GrantFiled: June 8, 2007Date of Patent: April 29, 2014Assignee: SanDisk Technologies Inc.Inventor: Alan W. Sinclair
-
Patent number: 8706947Abstract: Various embodiments disclosed herein including systems and methods for improving allocation of computing resources in a virtual machine (VM) environment. Embodiments maintain data relating to how VM image data is stored in storage devices and loaded into volatile memory such as random access memory (RAM). The data is then used to identify common content in the volatile memory that can be shared across VM instances. In some embodiments, multiple VM instances can share at least a portion of a single common VM image loaded into a shared volatile memory.Type: GrantFiled: September 30, 2010Date of Patent: April 22, 2014Assignee: Amazon Technologies, Inc.Inventor: Pradeep Vincent
-
Patent number: 8707004Abstract: In order to properly use resources according to the application or search for available resources in an environment in which a block storage apparatus and a file storage apparatus coexist, knowledge and experience of applications and storage apparatuses, as well manpower were required.Type: GrantFiled: March 25, 2010Date of Patent: April 22, 2014Assignee: Hitachi, Ltd.Inventors: Junichi Hara, Masayasu Asano
-
Patent number: 8688924Abstract: A method for improving accuracy of a time estimate from a memory device is disclosed. In one embodiment, a memory device receives a time stamp and measures active time with respect to the received time stamp. The memory device determines accuracy of previously-measured active time and generates a time estimate using the measured active time, the accuracy of previously-measured active time, and the received time stamp. In another embodiment, measured active time is adjusted, with or without generating a time estimate. Other embodiments are disclosed, and each of the embodiments can be used alone or together in combination.Type: GrantFiled: June 8, 2007Date of Patent: April 1, 2014Assignee: SanDisk Technologies Inc.Inventors: Michael Holtzman, Rotem Sela, Ron Barzilai, Fabrice E. Jogand-Coulomb
-
Patent number: 8683158Abstract: Apparatuses and methods for steering SMM code region accesses are disclosed. In one embodiment, an apparatus includes a status indicator, a base storage location, and an abort storage location. The status indicator is to indicate whether the apparatus is operating in SMM. The base storage location is to store a base address and the abort storage location is to store an abort address. The base address is to specify a first memory address region at which SMM code is to be accessed. The abort address is to specify a second memory address region to which accesses to the first memory address region are to be steered if the apparatus is not operating in SMM.Type: GrantFiled: December 30, 2005Date of Patent: March 25, 2014Assignee: Intel CorporationInventors: Martin G. Dixon, David A. Koufaty, Camron B. Rust, Hermann W. Gartler, Frank Binns