Patents Examined by Steven J. Mottola
-
Patent number: 10886882Abstract: A load circuit includes a first resistive element, a first transistor and a tristate control circuit. The first transistor has a first control terminal, a first connection terminal and a second connection terminal. The first connection terminal is coupled to to one of a first amplifier output terminal and a connection node through the first resistive element. The second connection terminal is coupled to the other of the first amplifier output terminal and the connection node. The tristate control circuit has a signal output terminal coupled to the first control terminal. When the signal output terminal is in the low impedance state, the first control terminal is arranged to receive a first control signal outputted from the signal output terminal. When the signal output terminal is in the high impedance state, the first control terminal is arranged to receive a second control signal different from the first control signal.Type: GrantFiled: February 1, 2019Date of Patent: January 5, 2021Assignee: M31 TECHNOLOGY CORPORATIONInventor: Ching-Hsiang Chang
-
Patent number: 10868504Abstract: An integrated circuit (IC) includes first, second, third, and fourth transistors, first and second current source devices, and a trim circuit. The first transistor has a first control input and a first current terminal. The second transistor has a second control input and a second current terminal. The third transistor had a third control input and third and fourth current terminals. The fourth transistor has a fourth control input and fifth and sixth current terminals. The first current source is coupled between a first power supply node and the third current terminal. The second current source is coupled between the first supply node and the fifth current terminal. The trim circuit is coupled between the fourth current terminal and a second power supply node, and is coupled between the sixth current terminal and the second power supply node. The trim circuit includes a resistive digital-to-analog converter (RDAC) circuit.Type: GrantFiled: February 13, 2019Date of Patent: December 15, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Vadim Valerievich Ivanov, Srinivas K. Pulijala
-
Patent number: 10868505Abstract: Embodiments of improved CMOS input stage circuits and related methods are provided herein to maintain a near constant transconductance across an entire common-mode input voltage range of the input stage. One embodiment includes a pair of NMOS input transistors and a pair of PMOS input transistors, each coupled to receive a differential input voltages at their gate terminals; a current source coupled to source terminals of the pair of PMOS input transistors and configured to generate a current; a current steering circuit configured to steer the current to the pair of NMOS input transistors and/or to the pair of PMOS input transistors, depending on whether a common mode input voltage (CMV) is greater than, less than, or substantially equal to a cross-over voltage; and a current stealing circuit configured to reduce the current when the CMV is substantially equal to the cross-over voltage.Type: GrantFiled: June 4, 2019Date of Patent: December 15, 2020Assignee: Silicon Laboratories Inc.Inventors: Mohamed M. Elsayed, Sudipta Sarkar
-
Patent number: 10862441Abstract: A front end module (FEM) integrated circuit (IC) architecture that uses the same LNA in each of several frequency bands extending over a wide frequency range. In some embodiments, switched impedance circuits distributed throughout the front end circuit allow selection of the frequency response and impedances that are optimized for particular performance parameters targeted for a desired device characteristic. Such switched impedance circuits tune the output and input impedance match and adjust the gain of the LNA for specific operating frequencies and gain targets. In addition, adjustments to the bias of the LNA can be used to optimize performance trade-offs between the total direct current (DC) power dissipated versus radio frequency (RF) performance. By selecting appropriate impedances throughout the circuit using switched impedance circuits, the LNA can be selectively tuned to operate optimally at a selected bias for operation within selected frequency bands.Type: GrantFiled: October 25, 2019Date of Patent: December 8, 2020Assignee: pSemi CorporationInventors: Emre Ayranci, Miles Sanner
-
Patent number: 10848115Abstract: There is provided a chopper stabilized amplifier with an input bias current reduced. The chopper stabilized amplifier includes a main amplifier and a correction circuit. The correction circuit includes a second gm amplifier of a full differential type. A first selector and the second gm amplifier are coupled to each other without DC blocking capacitors. The differential input state of the second gm amplifier is configured with a depletion-type transistor.Type: GrantFiled: March 13, 2019Date of Patent: November 24, 2020Assignee: ROHM CO., LTD.Inventors: Naohiro Nomura, Takatoshi Manabe
-
Patent number: 10848109Abstract: A power amplifier circuit for broadband data communication over a path in a communication network can reduce or avoid gain compression, provide low distortion amplification performance, and can accommodate a wider input signal amplitude range. A dynamic variable bias current circuit can be coupled to a differential pair of transistors to provide a dynamic variable bias current thereto as a function of input signal amplitude. Bias current is increased when input signal amplitude exceeds a threshold voltage established by an offset or level-shifting circuit. The frequency response of the bias current circuit can track the full frequency content of the input signal, rather than its envelope. Gain degeneration can be modulated in concert with the bias current modulation to stabilize amplifier gain.Type: GrantFiled: July 25, 2019Date of Patent: November 24, 2020Assignee: Analog Devices, Inc.Inventor: Christopher John Day
-
Patent number: 10840862Abstract: A chopper stabilized amplifier includes a first transconductance amplifier, first chopping circuitry coupled to an input of the first transconductance amplifier for chopping an input signal and applying the chopped input signal to the input of the first transconductance amplifier, and second chopping circuitry coupled to an output of the first transconductance amplifier for chopping an output signal produced by the first transconductance amplifier. A ping-pong notch filter is connected to an output of the second chopping circuitry and performs an integrate and transfer function on a chopped output signal produced by the second chopping circuitry to filter ripple voltages. The ping-pong notch filter includes parallel connected first and second notch filters, each of which has an input coupled to the output of the second chopping circuitry.Type: GrantFiled: March 7, 2019Date of Patent: November 17, 2020Assignee: NXP USA, Inc.Inventors: Bo Fan, Meng Wang
-
Patent number: 10840939Abstract: A parallel delta sigma modulator architecture is disclosed. The parallel delta sigma modulator architecture includes a signal demultiplexer configured to receive an input signal and to demultiplex the input signal to output a plurality of streams, a plurality of delta sigma modulators executing in parallel, each delta sigma modulator configured to receive a stream from the plurality of streams and to generate a delta sigma modulated output, and a signal multiplexer configured to receive a plurality of delta sigma modulated outputs from the plurality of delta sigma modulators and to multiplex together the plurality of delta sigma modulated outputs into a pulse train.Type: GrantFiled: July 29, 2019Date of Patent: November 17, 2020Assignee: Mixed-Signal Devices Inc.Inventors: Tommy Yu, Avanindra Madisetti
-
Patent number: 10833641Abstract: Various embodiments of the present technology may comprise methods and apparatus for an amplifier circuit. Methods and apparatus for an amplifier circuit according to various aspects of the present invention may comprise a first cross-connect circuit configured to receive an input signal at an input terminal and transmit the input signal to an input stage circuit. The amplifier circuit may further comprise a second cross-connect circuit connected between the input stage circuit and an output stage circuit, and a voltage adjustment circuit connected to the input stage circuit. Each cross-connect circuit may comprise a plurality of switches.Type: GrantFiled: December 28, 2018Date of Patent: November 10, 2020Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Akinobu Onishi
-
Patent number: 10833643Abstract: A method of controlling bandwidth and peaking over gain in a variable gain amplifier (VGA) device and structure therefor. The device includes at least three differential transistor pairs configured as a cross-coupled differential amplifier with differential input nodes, differential bias nodes, differential output nodes, a current source node, and two cross-coupling nodes. The cross-coupled differential amplifier includes a load resistor coupled to each of the differential output nodes and one of the cross-coupling nodes, and a load inductor coupled to the each of the cross-coupling nodes and a power supply rail. A current source is electrically coupled to the current source node. The cross-coupling configuration with the load resistance and inductance results in a lower bandwidth and lowered peaking at low gain compared to high gain. Further, the tap point into the inductor can be chosen as another variable to “tune” the bandwidth and peaking in a communication system.Type: GrantFiled: December 21, 2018Date of Patent: November 10, 2020Assignee: INPHI CORPORATIONInventor: Tom Peter Edward Broekaert
-
Patent number: 10812029Abstract: An operational amplifier includes a gain boost circuit. The gain boost circuit includes a first differential gm amplifier of a first stage, and a second differential gm amplifier of a post stage. Phase compensation capacitors are provided between inputs and outputs of a system of the second differential gm amplifier.Type: GrantFiled: December 26, 2018Date of Patent: October 20, 2020Assignee: ROHM CO., LTD.Inventors: Naohiro Nomura, Takatoshi Manabe
-
Patent number: 10804859Abstract: Transimpedance amplifiers with feedforward current are provided herein. In certain embodiments, an amplifier system includes a transimpedance amplifier that amplifies an input current received at an input to generate an output voltage at an output. The amplifier system further includes a controllable current source that is coupled to the output of the transimpedance amplifier, and operable to provide a feedforward current that changes in relation to the input current of the transimpedance amplifier. By providing a feedforward current in this manner, gain and speed performance of the transimpedance amplifier is enhanced.Type: GrantFiled: December 10, 2018Date of Patent: October 13, 2020Assignee: Analog Devices, Inc.Inventors: Simon Nicholas Fiedler Basilico, Yoshinori Kusuda
-
Patent number: 10804858Abstract: An apparatus comprises an amplifier circuit and a bias circuit. The bias circuit is generally configured to dynamically adjust a bias voltage reference at a bias node connected to one or more input transistors of the amplifier circuit to maintain a low baseband impedance.Type: GrantFiled: January 25, 2019Date of Patent: October 13, 2020Assignee: Integrated Device Technology, Inc.Inventors: Samet Zihir, Himanshu Khatri, Tumay Kanar
-
Patent number: 10797665Abstract: Systems and methods for amplifying an input signal include amplifier circuitry, an itail connection coupled between a positive voltage circuitry and the negative voltage circuitry and operable to generate an itail voltage corresponding to a greater of the positive voltage input signal (Vp) and the negative voltage input signal (Vn), a first resistor rgp disposed to receive the itail voltage and a first voltage corresponding to Vp, and a second resistor rgn disposed to receive the itail voltage and a second voltage corresponding to Vn. A first current output node is coupled to the output of rgp and operable to output a positive output current (Ioutp) corresponding to the current flowing through rgp, and a second current output is coupled to the output of rgn and operable to output a negative output current (Ioutn) corresponding to the current flowing through rgn.Type: GrantFiled: December 27, 2018Date of Patent: October 6, 2020Assignee: SYNAPTICS INCORPORATEDInventor: Brian Friend
-
Patent number: 10797657Abstract: A matching network is a matching network of a power amplifier circuit that outputs a signal obtained by a differential amplifier amplifying power of a high-frequency signal. The matching network includes an input-side winding connected between differential outputs of the differential amplifier; an output-side winding that is coupled to the input-side winding via an electromagnetic field and whose one end is connected to a reference potential; a first LC series resonant circuit including a capacitive element and an inductive element connected in series with each other, and being connected in parallel with the input-side winding; and a second LC series resonant circuit including a capacitive element and an inductive element connected in series with each other, and being connected in parallel with the output-side winding.Type: GrantFiled: December 12, 2018Date of Patent: October 6, 2020Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Kiichiro Takenaka, Masahiro Ito, Tsuyoshi Sato, Kozo Sato, Hidetoshi Matsumoto
-
Patent number: 10797656Abstract: Systems, methods, and apparatuses for improving reliability and/or reducing or preventing breakdown of an amplifier, specifically breakdown of a transistor of an amplifier, are disclosed. A protection circuit can be electrically coupled to the amplifier, and can be configured to reduce a voltage swing at the amplifier. The amplifier can include a first transistor, and the protection circuit can include a second transistor electrically coupled to a control terminal of the first transistor of the amplifier. When a power at a control terminal of the second transistor of the protection circuit satisfies a threshold power, the protection circuit can be configured to reduce a power at a power terminal of the first transistor the amplifier. By reducing the voltage at the power terminal of the first transistor the amplifier, the protection circuit can allow the amplifier to operate safely, without breakdown.Type: GrantFiled: August 6, 2018Date of Patent: October 6, 2020Assignee: ANALONG DEVICES GLOBAL UNLIMITED COMPANYInventor: Mohamed Moussa Ramadan Esmael
-
Patent number: 10797662Abstract: An amplifying circuit may include: an amplifier configured to receive a first input voltage and output a first output voltage by amplifying the first input voltage; and a common-mode feedback circuit configured to enable the first output voltage to operate in a common mode by receiving the first output voltage and performing a feedback to adjust at least one feedback voltage applied to the amplifier based on the first output voltage. The common-mode feedback circuit may include a first Miller compensation circuit configured to perform dominant pole compensation by using a Miller effect for the common-mode feedback circuit. The first Miller compensation circuit may include a resistor and a capacitor.Type: GrantFiled: February 15, 2019Date of Patent: October 6, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seong-won Joo, Ji-soo Chang
-
Patent number: 10784818Abstract: A transistor stack can include a combination of floating and body tied devices. Improved performance of the RF amplifier can be obtained by using a single body tied device as the input transistor of the stack, or as the output transistor of the stack, while other transistors of the stack are floating transistors. Transient response of the RF amplifier can be improved by using all body tied devices in the stack.Type: GrantFiled: June 26, 2019Date of Patent: September 22, 2020Assignee: pSemi CorporationInventors: Simon Edward Willard, Chris Olson, Tero Tapio Ranta
-
Patent number: 10784829Abstract: A circuit includes a power transistor including a first control input and first and second current terminals, the second current terminal to be coupled to a load to provide current to the load. A second transistor includes a second control input and third and fourth current terminals, and the first and second control inputs connected together and the first and third current terminals connected together. A third transistor includes a third control input and fifth and sixth current terminals. A fourth transistor includes a fourth control input and seventh and eighth current terminals, and the seventh current terminal is coupled to the fourth and fifth current terminals. An amplifier amplifies a difference between voltages on the second and fourth current terminals. An output of the amplifier is coupled to the third control input and a diode device is connected between the third and fourth control inputs.Type: GrantFiled: December 17, 2018Date of Patent: September 22, 2020Assignee: Texas Instruments IncorporatedInventors: Dattatreya Baragur Suryanarayana, Kushal D Murthy
-
Patent number: 10784828Abstract: Various embodiments of the present technology comprise a method and apparatus for an operational amplifier with a variable gain-bandwidth product. According to various embodiments, an amplifier circuit comprising the operational amplifier operates in multiple stages and provides a low gain-bandwidth and a high gain-bandwidth.Type: GrantFiled: December 27, 2018Date of Patent: September 22, 2020Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Tsutomu Murata