Patents Examined by Steven M Christopher
-
Patent number: 12048143Abstract: A semiconductor memory device includes a substrate including a device isolation pattern defining an active pattern extending in a first direction and including first and second source/drain regions, a word line extending in a second direction intersecting the first direction, a bit line that is on the word line and electrically connected to the first source/drain region and that extends in a third direction that intersects the first and second directions, a bit-line spacer on a sidewall of the bit line, a storage node contact electrically connected to the second source/drain region and spaced apart from the bit line across the bit-line spacer, and a dielectric pattern between the bit-line spacer and the storage node contact. The bit-line spacer includes a first spacer covering the sidewall of the bit line and a second spacer between the dielectric pattern and the first spacer.Type: GrantFiled: August 3, 2021Date of Patent: July 23, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jiyoung Ahn, Yongseok Ahn, Hyunyong Kim, Minsub Um, Ju Hyung We, Joonkyu Rhee, Yoonyoung Choi
-
Patent number: 12048146Abstract: A semiconductor memory device includes a substrate having a memory cell region, a peripheral region, and a dam region between the memory cell region and the peripheral region, the memory cell region having a rectangular shape according to a top view and having a plurality of active regions defined therein; a plurality of bit line structures extending on the substrate in the memory cell region to be parallel with each other in a first horizontal direction, each including a bit line; a plurality of buried contacts filling lower portions of spaces among the plurality of bit line structures on the substrate; a plurality of landing pads on the plurality of buried contacts; and a dam structure including a first dam structure and a second dam structure in the dam region and being at the same level as the plurality of landing pads.Type: GrantFiled: February 25, 2022Date of Patent: July 23, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyejin Seong, Jisuk Park, Sungho Choi
-
Patent number: 12035559Abstract: A flexible screen and a display device. The flexible screen includes a substrate, a cover plate and a display unit located between the substrate and the cover plate, where the flexible screen further includes a sealing layer and an insulating flow blocking medium, the sealing layer is located between the substrate and the cover plate, and surrounds a periphery of the display unit, a gap is formed between the sealing layer and the display unit, and the flow blocking medium fills the gap to isolate the display unit from outside.Type: GrantFiled: May 12, 2021Date of Patent: July 9, 2024Assignees: KUNSHAN NEW FLAT PANEL DISPLAY TECHNOLOGY CENTER CO., LTD, KUNSHAN GO-VISIONOX OPTO-ELECTRONICS CO., LTDInventors: Tong Xu, Rui Liu, Qiang Lu, Qi Wang, Weiguo Li, Xingxing Yang
-
Patent number: 12034074Abstract: A semiconductor device having a vertical drain extended MOS transistor may be formed by forming deep trench structures to define vertical drift regions of the transistor, so that each vertical drift region is bounded on at least two opposite sides by the deep trench structures. The deep trench structures are spaced so as to form RESURF regions for the drift region. Trench gates are formed in trenches in the substrate over the vertical drift regions. The body regions are located in the substrate over the vertical drift regions.Type: GrantFiled: November 1, 2021Date of Patent: July 9, 2024Assignee: Texas Instruments IncorporatedInventors: Marie Denison, Sameer Pendharkar, Guru Mathur
-
Patent number: 12033882Abstract: A micro-LED transfer method, including: moving a passing substrate to a position above a donor substrate and moving the pasting substrate in a direction approaching the donor substrate to paste up LED grains so that the LED grains are separated from the bearing substrate; moving the pasting substrate with the LED grains to a position above a target substrate with the LED grains being closer to the target substrate than the pasting substrate, and conducting an alignment so that the LED grains are directly opposite to positions on the target substrate where the LED grains are to be arranged; and heating the pasting substrate with the LED grains to a first temperature greater than or equal to a melting temperature of the hot melt adhesive film to melt the hot melt adhesive film, so that the LED grains are separated from the pasting substrate and transferred to the target substrate.Type: GrantFiled: May 9, 2020Date of Patent: July 9, 2024Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Lili Wang, Chuhang Wang, Chao Liu, Qiangwei Cui, Ke Meng, Linhui Gong
-
Patent number: 12027534Abstract: According to one embodiment, a semiconductor device including, a panel including an inorganic film, and a first pad and a second pad positioned on the inorganic film, and a line substrate including a first connection line electrically connected to the first pad, and a second connection line electrically connected to the second pad, the line substrate positioned on the panel, wherein the inorganic film includes a first cut portion overlapping the first connection line, a second cut portion overlapping the second connection line, and a first extension portion between the first cut portion and the second cut portion, and the first cut portion, the second cut portion, and the first extension portion extend to a first side of the panel.Type: GrantFiled: June 15, 2022Date of Patent: July 2, 2024Assignee: JAPAN DISPLAY INC.Inventor: Takanori Tsunashima
-
Patent number: 12027378Abstract: A method of manufacturing a semiconductor device, includes: alternately stacking a first film and a second film on a surface of a semiconductor substrate to form a multilayer film; partially removing the multilayer film to form stacks and a depression between one of the stacks and another one of the stacks and expose an end portion of the surface; forming a first insulating film to fill the depression; forming a first protective film on the stacks, the first insulating film, and the end portion; forming a second insulating film on the first protective film, the second insulating film overlapping at least a part of the other one of the stacks and the end portion; and removing the second insulating film in a thickness direction using chemical mechanical polishing.Type: GrantFiled: September 1, 2021Date of Patent: July 2, 2024Assignee: Kioxia CorporationInventor: Takashi Watanabe
-
Patent number: 12022645Abstract: A method of manufacturing a semiconductor device includes forming a lower structure including a plurality of transistors, forming a conductive layer on the lower structure, forming first preliminary pad mask patterns and wiring mask patterns on the conductive layer, forming pad mask patterns by patterning the first preliminary pad mask patterns while protecting the wiring mask patterns, and etching the conductive layer using the pad mask patterns and the wiring mask patterns as an etching mask to form pad patterns and wiring patterns.Type: GrantFiled: August 10, 2021Date of Patent: June 25, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Sukhwa Jang, Kanguk Kim, Hyunsuk Noh, Yeongshin Park, Sangkyu Sun, Sunyoung Lee, Sohyang Lee, Hongjun Lee, Hosun Jung, Jeongmin Jin, Jeonghee Choi, Jinseo Choi, Cera Hong
-
Patent number: 12005711Abstract: The method of the present disclosure includes steps of: (S1) providing a silicon substrate; (S2) arranging and disposing an active component layer by utilizing a first type photomask on at least two high-precision regions of each of a plurality of inkjet print head chip regions on the silicon substrate; (S3) arranging and disposing a passive component layer by utilizing a second type photomask on the active component layer; and (S4) cutting the silicon substrate according to the inkjet print head chip regions so as to form the plurality of narrow type inkjet print head chips.Type: GrantFiled: March 18, 2021Date of Patent: June 11, 2024Assignee: MICROJET TECHNOLOGY CO., LTD.Inventors: Hao-Jan Mou, Rong-Ho Yu, Cheng-Ming Chang, Hsien-Chung Tai, Wen-Hsiung Liao, Chi-Feng Huang, Yung-Lung Han
-
Patent number: 12009405Abstract: A deep trench capacitor includes at least one deep trench and a layer stack including at least three metallic electrode layers interlaced with at least two node dielectric layers and continuously extending over the top surface of a substrate and into each of the at least one deep trench. A contact-level dielectric layer overlies the substrate and the layer stack. Contact assemblies extend through the contact-level dielectric layer. A subset of the contact assemblies vertically extend through a respective metallic electrode layer. For example, a first contact assembly includes a first tubular insulating spacer that laterally surrounds a first contact via structure and contacts a cylindrical sidewall of a topmost metallic electrode layer.Type: GrantFiled: August 28, 2021Date of Patent: June 11, 2024Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Jen-Yuan Chang, Chia-Ping Lai, Chien-Chang Lee
-
Patent number: 12004340Abstract: A semiconductor memory device including a substrate, bit lines, contacts, a dielectric layer, storage node pads and a capacitor structure. The bit lines are disposed on the substrate and include a plurality of first bit lines and at least one second bit line. The contacts are disposed on the substrate and alternately and separately disposed with the bit lines. The dielectric layer is disposed over the contacts and bit lines. The storage node pads are disposed in the dielectric layer and respectively contact the contacts. The capacitor structure is disposed on the storage node pads and includes a plurality of first capacitors and at least one second capacitor located above at least one second bit line. Therefore, the semiconductor memory device can achieve more optimized device performance.Type: GrantFiled: March 7, 2022Date of Patent: June 4, 2024Assignee: Fujian Jinhua Integrated Circuit Co., Ltd.Inventor: Yifei Yan
-
Patent number: 12004348Abstract: A bonded assembly includes a memory die that is bonded to a logic die. The memory die includes a three-dimensional memory array located on a memory-side substrate, memory-side dielectric material layers located on the three-dimensional memory array and embedding memory-side metal interconnect structures and memory-side bonding pads, a backside peripheral circuit located on a backside surface of the memory-side substrate, and backside dielectric material layers located on a backside of the memory-side substrate and embedding backside metal interconnect structures. The logic die includes a logic-side peripheral circuit located on a logic-side substrate, and logic-side dielectric material layers located between the logic-side substrate and the memory die and embedding logic-side metal interconnect structures and logic-side bonding pads that are bonded to a respective one of the memory-side bonding pads.Type: GrantFiled: June 15, 2021Date of Patent: June 4, 2024Assignee: SANDISK TECHNOLOGIES LLCInventors: Yuki Mizutani, Fumiaki Toyama, Masaaki Higashitani
-
Three-dimensional memory device with staircase etch stop structures and methods for forming the same
Patent number: 11997850Abstract: A three-dimensional memory device includes an alternating stack of insulating layers and electrically conductive layers, and memory opening fill structures vertically extending through the alternating stack. An insulating liner overlies stepped surfaces of the alternating stack in a staircase region. A plurality of discrete dielectric plates can be formed over the insulating liner. In one embodiment, the plurality of discrete dielectric plates can function as etch stop structures for formation of contact via structures that contact underlying portions of the electrically conductive layers. In another embodiment, the plurality of discrete dielectric plates may be replaced with a metallic material that forms extensions of the electrically conductive layers, and can be employed as etch stop structures during formation of contact via structures.Type: GrantFiled: August 25, 2021Date of Patent: May 28, 2024Assignee: SANDISK TECHNOLOGIES LLCInventor: Kenichi Shimomura -
Patent number: 11973081Abstract: An integrated circuit includes a first standard cell including a first first-type transistor, a first second-type transistor, a third second-type transistor, and a third first-type transistor, a second standard cell including a second first-type transistor, a second second-type transistor, a fourth second-type transistor and a fourth first-type transistor, a plurality of wiring layers which are disposed on the first and second standard cells and includes a first wiring layer, a second wiring layer, and a third wiring layer sequentially stacked. A source contact of the first first-type transistor and a source contact of the second first-type transistor are electrically connected through a first power rail of the plurality of wiring layers, and a source contact of the third first-type transistor and a source contact of the fourth first-type transistor are electrically connected through a second power rail of the plurality of wiring layers.Type: GrantFiled: December 24, 2021Date of Patent: April 30, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyeon Gyu You, In Gyum Kim, Gi Young Yang, Ji Su Yu, Jin Young Lim, Hak Chul Jung
-
Patent number: 11968823Abstract: A semiconductor memory device includes a substrate having a memory cell region where a plurality of active regions are defined; a word line having a stack structure of a lower word line layer and an upper word line layer and extending over the plurality of active regions in a first horizontal direction, and a buried insulation layer on the word line; a bit line structure arranged on the plurality of active regions, extending in a second horizontal direction perpendicular to the first horizontal direction, and having a bit line; and a word line contact plug electrically connected to the lower word line layer by penetrating the buried insulation layer and the upper word line layer and having a plug extension in an upper portion of the word line contact plug, the plug extension having a greater horizontal width than a lower portion of the word line contact plug.Type: GrantFiled: April 8, 2022Date of Patent: April 23, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyejin Seong, Dongsoo Woo, Wonchul Lee
-
Patent number: 11968827Abstract: An alternating stack of insulating layers and sacrificial material layers is formed over a substrate. The sacrificial material layers include a stack of word-line-level sacrificial material layers and at least one drain-select-level sacrificial material layer. Drain-select-level openings are formed through the at least one drain-select-level sacrificial material layer, which is replaced with at least one drain-select-level electrically conductive layer. Memory openings are formed by vertically extending the drain-select-level openings through the word-line-level sacrificial material layers. Memory opening fill structures are formed within the memory openings. The word-line-level sacrificial material layers are replaced with word-line-level electrically conductive layers.Type: GrantFiled: September 2, 2021Date of Patent: April 23, 2024Assignee: SANDISK TECHNOLOGIES LLCInventor: Tatsuya Hinoue
-
Patent number: 11961560Abstract: An integrated circuit device includes a peripheral circuit structure including a lower substrate, an arc protection diode in the lower substrate, and a common source line driver connected to the arc protection diode, a conductive plate on the peripheral circuit structure, a cell array structure overlapping the peripheral circuit structure in a vertical direction with the conductive plate therebetween, and a first wiring structure connected between the arc protection diode and the conductive plate.Type: GrantFiled: November 12, 2020Date of Patent: April 16, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Myunghun Lee, Sangwan Nam, Taemin Ok
-
Patent number: 11957014Abstract: A display device includes: a plurality of control lines; a plurality of power supply lines; a plurality of data signal lines; an oxide semiconductor layer; a first metal layer; a gate insulation film; a first inorganic insulation film; a second metal layer; a second inorganic insulation film; and a third metal layer. The oxide semiconductor layer, in a plan view, contains therein semiconductor lines formed as isolated regions between a plurality of drivers and a display area. The semiconductor lines cross the plurality of control lines and the plurality of power supply lines, are in contact with the plurality of control lines via an opening in a gate insulation film, are in contact with the plurality of power supply lines via an opening in the first inorganic insulation film, and have a plurality of narrowed portions, such that thicker and thinner regions exist along the same line.Type: GrantFiled: July 30, 2018Date of Patent: April 9, 2024Assignee: SHARP KABUSHIKI KAISHAInventors: Tohru Okabe, Shinsuke Saida, Shinji Ichikawa, Hiroki Taniyama, Ryosuke Gunji, Kohji Ariga, Yoshihiro Nakada, Koji Tanimura, Yoshihiro Kohara, Hiroharu Jinmura, Akira Inoue
-
Patent number: 11950430Abstract: According to various aspects, a memory cell is provided, the memory cell including: a first electrode; a second electrode; and a memory structure disposed between the first electrode and the second electrode, the first electrode, the second electrode, and the memory structure forming a memory capacitor, wherein at least one of the first electrode or the second electrode includes: a first electrode layer including a first material having a first microstructure; a functional layer in direct contact with the first electrode layer; and a second electrode layer in direct contact with the functional layer, the second electrode layer including a second material having a second microstructure different from the first microstructure.Type: GrantFiled: October 30, 2020Date of Patent: April 2, 2024Assignee: Ferroelectric Memory GmbHInventors: Stefan Ferdinand Müller, Patrick Polakowski
-
Patent number: 11937417Abstract: A method for forming a semiconductor device includes forming a conductive contact over a semiconductor substrate, and forming a first dielectric layer covering the conductive contact. The method also includes partially removing the first dielectric layer to form an opening exposing a top surface of the conductive contact, and forming a bottom electrode covering sidewalls of the opening and the top surface of the conductive contact. The method further includes depositing a second dielectric layer over the bottom electrode using a first process, and depositing dielectric portions over the second dielectric layer and at top corners of the opening using a second process. The first process has a first step coverage, the second process has a second step coverage, and the second step coverage is smaller than the first step coverage. The method includes forming a top electrode covering the second dielectric layer and the dielectric portions.Type: GrantFiled: December 26, 2022Date of Patent: March 19, 2024Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Tse-Yao Huang