Patents Examined by Steven M Christopher
-
Patent number: 11152500Abstract: The application discloses a tunneling field-effect transistor, including: a substrate layer; a rectangular semiconductor strip formed on an upper surface of the substrate layer, where the rectangular semiconductor strip includes a first source region, a first channel region, a drain region, a second channel region, and a second source region that are disposed in sequence along a first direction; a first gate dielectric layer covering an outer surface of a first part of the first source region and a second gate dielectric layer covering an outer surface of a third part of the second source region.Type: GrantFiled: December 26, 2018Date of Patent: October 19, 2021Assignee: HUAWEI TECHNOLOGIES CO., LTD.Inventors: Jing Zhao, Chen-Xiong Zhang
-
Patent number: 11152384Abstract: An integrated circuits device includes a semiconductor substrate having a logic region and a memory region separated by an isolation region having an isolation structure of dielectric material. A memory device is formed on the memory region and includes a gate electrode over a gate dielectric. A dummy gate structure is formed on the isolation structure. The dummy gate structure has a dummy gate electrode layer corresponding to the gate electrode and a dummy gate dielectric layer corresponding to the gate dielectric. A tapered sidewall structure is formed on a logic region-facing side of the dummy gate structure. The tapered sidewall structure is spaced above the isolation structure and either adjacent to or contiguous with the dummy gate electrode layer.Type: GrantFiled: April 18, 2019Date of Patent: October 19, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Harry-Hak-Lay Chuang, Ming Chyi Liu, Shih-Chang Liu
-
Patent number: 11126781Abstract: An integrated circuit including standard cells, a method and a computing system for designing and fabricating the same are provided. A computer-implemented method involves placing, based on a standard cell library, standard cells of an integrated circuit to be fabricated, and routing the placed standard cells. A position of a first wiring of a placed cell among the placed standard cells may be adjusted based on a position of a second wiring used for the routing. The first wiring is provided from at least one standard cell, formed in a same layer as that of the second wiring, and spaced from the second wiring in a first direction. An integrated circuit layout having the adjusted position of the first wiring, is produced.Type: GrantFiled: April 18, 2019Date of Patent: September 21, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyung-bong Kim, Min-su Kim, Dae-seong Lee
-
Patent number: 11127724Abstract: A light emitting diode device includes a thin film transistor substrate having a plurality of light emitting areas, a first diode electrode and a second diode electrode on the thin film transistor substrate, a first passivation pattern between the first diode electrode and the second diode electrode, a plurality of micro light emitting diodes on the first passivation pattern, a first bridge pattern on the micro light emitting diodes and electrically connecting the first diode electrode to the micro light emitting diodes, and a second bridge pattern on the first bridge pattern and electrically connecting the second diode electrode to the micro light emitting diodes, wherein each sidewall of each of the micro light emitting diodes and each sidewall of the first passivation pattern form a same plane.Type: GrantFiled: November 21, 2019Date of Patent: September 21, 2021Assignee: Samsung Display Co., Ltd.Inventors: Su Bin Bae, Yu Gwang Jeong, Shin Il Choi, Joon Geol Lee, Sang Gab Kim
-
Patent number: 11120974Abstract: A dry etching apparatus includes a process chamber, a stage, a gas supply device and a plasma generating device. The stage is in the process chamber and is configured to support a wafer, wherein the wafer has a center region and a periphery region surrounding the center region. The gas supply device is configured to supply a first flow of an etching gas to the center region and supply a second flow of the etching gas to the periphery region. The plasma generating device is configured to generate plasma from the etching gas.Type: GrantFiled: June 22, 2020Date of Patent: September 14, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chang-Yin Chen, Tung-Wen Cheng, Che-Cheng Chang, Jr-Jung Lin, Chih-Han Lin
-
Patent number: 11112897Abstract: A organic light-emitting display panel, a preparation method of the organic light-emitting display panel and a display device are provided. The preparation method of the organic light-emitting display panel includes: providing a base substrate; forming a plurality of touch electrode wirings, an organic functional layer, and a plurality of first electrodes sequentially on the base substrate, the plurality of the touch electrode wirings being electrically insulated from each other, the plurality of the first electrodes being electrically insulated from each other, and the plurality of the touch electrode wirings and the plurality of the first electrodes are in one-to-one correspondence, forming a first encapsulation structure on the plurality of the first electrodes, and then using a laser irradiation process to electrically connect the respective first electrodes with the touch electrode wirings corresponding thereto by via holes passing through the organic functional layer.Type: GrantFiled: May 15, 2019Date of Patent: September 7, 2021Assignee: BOE Technology Group Co., Ltd.Inventors: Liang Chen, Lei Wang, Detao Zhao, Huijuan Wang, Xiaochuan Chen, Minghua Xuan, Shengji Yang, Li Xiao, Dongni Liu
-
Patent number: 11111583Abstract: Embodiments of improved substrate carriers are provided herein. In some embodiments, a substrate carrier, includes: a multi-layered disk having upper and lower layers formed of a continuous material and an electrostatic electrode structure disposed therebetween, wherein the multi-layered disk is dimensioned and arranged so as to have a nominal dimension which exceeds a nominal dimension of a standard substrate size used in the manufacture of light emitting diode devices, and wherein the multi-layered disk is formed symmetrically about a central axis and defines a substantially planar upper surface.Type: GrantFiled: November 30, 2017Date of Patent: September 7, 2021Assignee: APPLIED MATERIALS, INC.Inventors: Sriskantharajah Thirunavukarasu, Karthik Elumalai, Jen Sern Lew, Mingwei Zhu
-
Patent number: 11101272Abstract: A dynamic random access memory and its manufacturing method are provided. The memory includes a buried bit line, a plurality of buried word lines, a bit line contact structure, and a conductive plug. The buried bit line is formed in a substrate. A bottom surface of the buried word line is higher than a top surface of the buried bit line. The bit line contact structure is formed on the buried bit line and has a through hole. The bit line contact structure is not in direct contact with the buried bit line. A material of the bit line contact structure is different from a material of the buried bit line. The conductive plug is formed between the bit line contact structure and the buried bit line and fills the through hole, so that the bit line contact structure and the buried bit line are electrically connected.Type: GrantFiled: March 6, 2020Date of Patent: August 24, 2021Assignee: WINBOND ELECTRONICS CORP.Inventor: Chih-Hao Lin
-
Patent number: 11094810Abstract: There is provided a semiconductor device comprising: a semiconductor substrate; an emitter region of a first conductivity type provided inside the semiconductor substrate; a base region of a second conductivity type provided below the emitter region inside the semiconductor substrate; an accumulation region of the first conductivity type provided below the base region inside the semiconductor substrate, and containing hydrogen as an impurity; and a trench portion provided to pass through the emitter region, the base region and the accumulation region from an upper surface of the semiconductor substrate.Type: GrantFiled: August 10, 2020Date of Patent: August 17, 2021Assignee: FUJI ELECTRIC CO., LTD.Inventor: Tatsuya Naito
-
Patent number: 11088270Abstract: A microwave transistor has a patterned region between a source and a drain on a barrier layer. Within the patterned region, the surface of the barrier layer partially recessed downwards in the thickness direction to form a plurality of grooves. A gate covers the patterned region. The length of the gate is greater than the lengths of the grooves in the length direction of the gate, so as to completely cover the grooves. In one aspect, by arranging the grooves, the gate control capability of a component is improved and the short-channel effect is suppressed; in another aspect, an original heterostructure below the gate is preserved; in this way, the reduction of the conductive capability due to the reduction of the two-dimensional electron gas density is avoided; and accordingly the current output capability of the component is ensured while the short-channel effect is suppressed.Type: GrantFiled: December 30, 2018Date of Patent: August 10, 2021Assignee: XIAMEN SANAN INTEGRATED CIRCUIT CO., LTD. .Inventors: Shenghou Liu, Nien-Tze Yeh, Hou-Kuei Huang
-
Patent number: 11088142Abstract: Some embodiments include an integrated assembly with a semiconductor-material-structure having a first source/drain region, a second source/drain region, and a channel region between the first and second source/drain regions. The semiconductor-material-structure has a first side and an opposing second side. A first conductive structure is adjacent to the first side and is operatively proximate the channel region to gatedly control coupling of the first and second source/drain regions through the channel region. A second conductive structure is adjacent to the second side and is spaced from the second side by an intervening region which includes a void. Some embodiments include methods of forming integrated assemblies.Type: GrantFiled: December 26, 2019Date of Patent: August 10, 2021Assignee: Micron Technology, Inc.Inventor: Sanh D. Tang
-
Patent number: 11087048Abstract: One example method of operation may include creating a force approximation of a number of nodes in a defined space at an initial time (t0), the force approximation being based on a data realization simulation model of an n-body simulation, where n is an integer greater than one. The method may also include determining initial displacement changes of one or more of the nodes within the defined space has occurred in the force approximation, summing the initial displacement changes of the one or more of the nodes to create a summed total displacement, creating an initial displacement threshold (Td) based on the summed total displacement.Type: GrantFiled: November 16, 2018Date of Patent: August 10, 2021Assignee: Two Six Labs, LLCInventor: Robert Paul Gove, Jr.
-
Patent number: 11075158Abstract: Disclosed is a method of manufacturing a three dimensional (3D) metal-insulator-metal (MIM) capacitor in the back end of line, which can provide large and tunable capacitance values and meanwhile, does not interfere with the existing BEOL fabrication process.Type: GrantFiled: April 23, 2020Date of Patent: July 27, 2021Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chun huan Wei, Pin Yu Hsu, Szu-Yuan Chen, Po-June Chen, Kuan-Yu Chen
-
Patent number: 11069687Abstract: Some embodiments include an integrated assembly having digit lines which extend along a first direction, and which are spaced from one another by intervening regions. Each of the intervening regions has a first width along a cross-section. Pillars extend upwardly from the digit lines; and the pillars include transistor channel regions extending vertically between upper and lower source/drain regions. Storage elements are coupled with the upper source/drain regions. Wordlines extend along a second direction which crosses the first direction. The wordlines include gate regions adjacent the channel regions. Shield lines are within the intervening regions and extend along the first direction. The shield lines may be coupled with at least one reference voltage node. Some embodiments include methods of forming integrated assemblies.Type: GrantFiled: March 5, 2020Date of Patent: July 20, 2021Assignee: Micron Technology, Inc.Inventors: Sanh D. Tang, Srinivas Pulugurtha, Richard J. Hill, Yunfei Gao, Nicholas R. Tapias, Litao Yang, Haitao Liu
-
Simulating a cable driven system by simulating the effect of cable portions on objects of the system
Patent number: 11068626Abstract: A cable driving a large system such as cable driven machines, cable cars or tendons in a human or robot is typically modeled as a large number of small segments that are connected via joints. The two main difficulties with this approach are satisfying the inextensibility constraint and handling the typically large mass ratio between the small segments and the larger objects they connect. This disclosure introduces a more effective approach to solving these problems. The introduced approach simulates the effect of a cable instead of the cable itself using a new type of distance constraint called ‘cable joint’ that changes both its attachment points and its rest length dynamically. The introduced approach models a cable connecting a series of objects as a sequence of cable joints, reducing the complexity of the simulation from the order of the number of segments in the cable to the number of connected objects.Type: GrantFiled: October 4, 2018Date of Patent: July 20, 2021Assignee: Nvidia CorporationInventors: Matthias Mueller-Fischer, Stefan Jeschke, Miles Macklin, Nuttapong Chentanez -
Patent number: 11063195Abstract: An electronic device is provided, including a substrate, a plurality of bonding pads, and a plurality of light emitting members, wherein the bonding pads are disposed on the substrate, and the light emitting members are disposed on the bonding pads. The light emitting members include a first pair of adjacent light-emitting members, a second pair of adjacent light-emitting members, and a third pair of adjacent light-emitting members. The first pair of adjacent light-emitting members, the second pair of adjacent light-emitting members, and the third pair of adjacent light-emitting members are arranged along the first direction in sequence. The first pair of adjacent light-emitting members has a first pitch, the second pair of adjacent light-emitting members has a second pitch, and the third pair of adjacent light-emitting members has a third pitch. The third pitch is greater than the second pitch, and the second pitch is greater than the first pitch.Type: GrantFiled: April 18, 2019Date of Patent: July 13, 2021Assignee: INNOLUX CORPORATIONInventors: Shun-Yuan Hu, Ming-I Chao
-
Patent number: 11054384Abstract: Sensors having an advantageous design and methods for fabricating such sensors are generally provided. Some sensors described herein comprise pairs of electrodes having radial symmetry, pairs of nested electrodes, and/or nanowires. Some embodiments relate to fabricating electrodes by methods in which nanowires are deposited from a fluid contacted with a substrate in a manner such that it evaporates and is replenished.Type: GrantFiled: December 22, 2020Date of Patent: July 6, 2021Assignee: NanoDX, Inc.Inventors: Farhad Khosravi, David Bastable, Sergey A. Dryga
-
Method for forming three-dimensional integrated wiring structure and semiconductor structure thereof
Patent number: 11056387Abstract: Embodiments of methods and structures for forming a 3D integrated wiring structure are disclosed. The method can include forming a dielectric layer in a first substrate; forming a semiconductor structure having a first conductive contact over a front side of the first substrate; and forming a second conductive contact at a backside of the first substrate, wherein the second conductive contact extends through a backside of the dielectric layer and connects to a second end of the first conductive contact. The 3D integrated wiring structure can include a first substrate; a dielectric layer in the first substrate; a semiconductor structure over the front side of the first substrate, having a first conductive contact; and a second conductive contact at the backside of the first substrate, and the second conductive contact extends through a backside of the dielectric layer and connects to the second end of the first conductive contact.Type: GrantFiled: January 17, 2020Date of Patent: July 6, 2021Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Jifeng Zhu, Jun Chen, Si Ping Hu, Zhenyu Lu -
Patent number: 11049941Abstract: A semiconductor device is provided comprising: a semiconductor substrate; a drift region having a first conductivity type formed in the semiconductor substrate; a collector region having a second conductivity type, in the semiconductor substrate, formed between the lower surface of the semiconductor substrate and the drift region; and a high concentration region having a first conductivity type, in the semiconductor substrate, formed between the drift region and the collector region and having higher doping concentration than that in the drift region, wherein a doping concentration distribution of the high concentration region in the depth direction of the semiconductor substrate comprises one or more peaks, wherein a distance between a first peak closest to the lower surface side of the semiconductor substrate among the peaks of the doping concentration distribution of the high concentration region and the lower surface of the semiconductor substrate is 3 ?m or less.Type: GrantFiled: September 27, 2018Date of Patent: June 29, 2021Assignee: FUJI ELECTRIC CO., LTD.Inventors: Kota Ohi, Yuichi Onozawa, Yoshihiro Ikura
-
Patent number: 11049816Abstract: An alignment mark, a semiconductor device, and fabrication methods of the alignment mark and the semiconductor device are provided. The method includes providing a first base substrate, and forming a plurality of alignment marks on the first base substrate. The method also includes dicing the first base substrate to form a plurality of alignment dies. Each alignment die includes a diced first base substrate and at least one alignment mark diced from the plurality of alignment marks on the diced first base substrate. In addition, the method includes providing a second base substrate for aligning, and forming a bonding film on the second base substrate. Further, the method includes attaching an alignment die of the plurality of alignment dies to the bonding film on an alignment region of the second base substrate using a die attach process.Type: GrantFiled: December 30, 2018Date of Patent: June 29, 2021Assignee: Ningbo Semiconductor International CorporationInventor: Mengbin Liu