Patents Examined by Tom Thomas
-
Patent number: 9842897Abstract: A bulk finFET with partial dielectric isolation is disclosed. The dielectric isolation is disposed underneath the channel, and essentially bounded by the channel, such that it does not extend laterally beyond the channel under the source and drain regions. This allows increased volume of SiGe source and drain stressor regions placed adjacent to the channel, allowing for a more strained channel, which improves carrier mobility. An N+ doped silicon region is disposed below the dielectric isolation and extends laterally beyond the channel and underneath the stressor source and drain regions, forming a reverse-biased p/n junction with the P+ doped source and drain SiGe stressor to minimize leakage currents from under the insulator.Type: GrantFiled: June 7, 2016Date of Patent: December 12, 2017Assignee: GLOBALFOUNDRIES INC.Inventors: Murat K. Akarvardar, Ajey P. Jacob
-
Patent number: 9842899Abstract: A semiconductor wafer can include a substrate, a poly template layer, and a semiconductor layer. The substrate has a central region and an edge region, the poly template layer is disposed along a peripheral edge of the substrate, and a semiconductor layer over the central region, wherein the semiconductor layer is monocrystalline. In an embodiment, the poly template layer and the monocrystalline layer are laterally spaced apart from each other by an intermediate region. In another embodiment, the semiconductor layer can include aluminum. A process of forming the substrate can include forming a patterned poly template layer within the edge region and forming a semiconductor layer over the primary surface. Another process of forming the substrate can include forming a semiconductor layer over the primary surface and removing a portion of the semiconductor layer so that the semiconductor layer is spaced apart from an edge of the substrate.Type: GrantFiled: December 11, 2015Date of Patent: December 12, 2017Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Hocine Bouzid Ziad, Peter Moens, Eddy De Backer
-
Patent number: 9825155Abstract: The magnetoresistive element includes a semiconductor channel layer, a pinned layer disposed on the semiconductor channel layer via a first tunnel layer, a free layer disposed on the semiconductor channel layer via a second tunnel layer, wherein the semiconductor channel layer includes a first region containing an interface with the first tunnel layer, a second region containing an interface with the second tunnel layer, and a third region, impurity concentrations in the first and second regions are higher than 1×1019 cm?3, an impurity concentration in the third region is 1×1019 cm?3 or less, the first and second regions are separated by the third region, and the impurity concentrations in the first and second regions decrease in the thickness direction of the semiconductor channel layer from the interface between the semiconductor channel layer and the first tunnel layer and the interface between the semiconductor channel layer and the second tunnel layer.Type: GrantFiled: November 19, 2014Date of Patent: November 21, 2017Assignee: TDK CORPORATIONInventors: Tomoyuki Sasaki, Tohru Oikawa
-
Patent number: 9823362Abstract: The present invention provides a radiation detector UBM electrode structure body and a radiation detector which suppress the degradation of metal electrode layers at the time of formation of UBM layers and achieve sufficient electric characteristics, and a method of manufacturing the same. A radiation detector UBM electrode structure body according to the present invention includes a substrate made of CdTe or CdZnTe, comprising a Pt or Au electrode layer formed on the substrate by electroless plating, an Ni layer formed on the Pt or Au electrode layer by sputtering, and an Au layer formed on the Ni layer by sputtering.Type: GrantFiled: December 27, 2016Date of Patent: November 21, 2017Assignee: JX NIPPON MINING & METALS CORPORATIONInventors: Masaomi Murakami, Makoto Mikami, Kouji Murakami, Akira Noda, Toru Imori
-
Patent number: 9818802Abstract: The present disclosure provides an electroluminescent device, its manufacturing method, a display substrate and a display device. The electroluminescent device includes a substrate, and a pixel defining layer arranged on the substrate. A pixel aperture matrix is formed in the pixel defining layer, at least one connection channel is formed on the pixel defining layer, an electroluminescent layer in a predetermined color is formed in each pixel aperture of the pixel aperture matrix, and the connection channel is configured to connect at least two pixel apertures of the pixel aperture matrix in an identical row or column and corresponding to the electroluminescent layers in an identical color.Type: GrantFiled: January 16, 2015Date of Patent: November 14, 2017Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Shinsuke Iguchi, Chinlung Liao, Xue Gao
-
Patent number: 9806185Abstract: A non-volatile memory device and a method of manufacturing the same are provided. The device includes a substrate including a cell region and a peripheral region, a gate pattern formed over the substrate in the peripheral region, a multilayered structure formed over the gate pattern in the peripheral region, the multilayered structure including interlayer insulating layers and material layers for sacrificial layers, and a capping layer formed between the gate pattern and the multilayered structure in the peripheral region to cover the substrate, the capping layer configured to prevent diffusion of impurities from the material layers for the sacrificial layers into the substrate in the peripheral region.Type: GrantFiled: December 14, 2012Date of Patent: October 31, 2017Assignee: SK Hynix Inc.Inventor: Dong Kee Lee
-
Patent number: 9791406Abstract: The present disclosure provides a bio-field effect transistor (BioFET) and a method of fabricating a BioFET device. The method includes forming a BioFET using one or more process steps compatible with or typical to a complementary metal-oxide-semiconductor (CMOS) process. The BioFET device may include a substrate; a gate structure disposed on a first surface of the substrate and an interface layer formed on the second surface of the substrate. The interface layer may allow for a receptor to be placed on the interface layer to detect the presence of a biomolecule or bio-entity.Type: GrantFiled: October 3, 2016Date of Patent: October 17, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Alexander Kalnitsky, Yi-Shao Liu, Kai-Chih Liang, Chia-Hua Chu, Chun-Ren Cheng, Chun-Wen Cheng
-
Patent number: 9786655Abstract: A display panel and a display device are provided. The display panel includes an array substrate and an opposite substrate arranged oppositely; a sealant disposed in non-display areas; and a peripheral wiring disposed in the non-display areas of the array substrate and/or the opposite substrate and including at least one electrostatic discharge (ESD) structure.Type: GrantFiled: June 16, 2016Date of Patent: October 10, 2017Assignees: BOE TECHNOLOGY GROUP CO., LTD., BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventors: Hanqing Liu, Pengju Zhang, Bin Zhao, Gang Yu, Detao Zhao
-
Patent number: 9773701Abstract: A method of forming an integrated circuit includes forming at least one opening through a first surface of a substrate. The method further includes forming at least one conductive structure in the at least one opening. The method further includes removing a portion of the substrate to form a processed substrate having the first surface and a second surface opposite the first surface and to expose a portion of the at least one conductive structure adjacent to the second surface. The at least one conductive structure continuously extending from the first surface through the processed substrate to the second surface of the processed substrate, at least one sidewall of the at least one conductive structure spaced from a sidewall of the at least one opening by an air gap.Type: GrantFiled: April 22, 2015Date of Patent: September 26, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yuan-Hung Liu, Ku-Feng Yang, Pei-Ching Kuo, Ming-Tsu Chung, Hsin-Yu Chen, Tsang-Jiuh Wu, Wen-Chih Chiou
-
Patent number: 9768204Abstract: An array substrate includes a substrate, driving TFTs, and switch TFTs directly on the substrate. The driving TFT includes a buffer layer, a gate, a first gate insulator layer, a second gate insulator layer, and a metal oxide semiconductor layer stacked in that order on the substrate, and a source electrode and a drain electrode coupled to the metal oxide semiconductor layer. The switch TFT includes a buffer layer, a gate, a second gate insulator layer, and a metal oxide semiconductor layer stacked in that order on the substrate, and a source electrode and a drain electrode coupled to the metal oxide semiconductor layer.Type: GrantFiled: June 28, 2016Date of Patent: September 19, 2017Assignee: HON HAI PRECISION INDUSTRY CO., LTD.Inventors: Hsin-Hua Lin, Yi-Chun Kao
-
Patent number: 9768257Abstract: A high electron mobility transistor having a channel layer, electron supply layer, source electrode, and drain electrode is included so as to have a cap layer formed on the electron supply layer between the source and drain electrodes and having an inclined side surface, an insulating film having an opening portion on the upper surface of the cap layer and covering the side surface thereof, and a gate electrode is formed in the opening portion and extending, via the insulating film, over the side surface of the cap layer on the drain electrode side. The gate electrode having an overhang on the drain electrode side can reduce the peak electric field.Type: GrantFiled: January 13, 2014Date of Patent: September 19, 2017Assignee: Renesas Electronics CorporationInventors: Kazuki Ota, Yuji Ando
-
Patent number: 9764948Abstract: Micro-electromechanical (MEMS) devices and methods of forming are provided. An outgas layer is deposited on a surface of a cap wafer. The cap wafer is bonded to a substrate in a manner that forms a first sealed cavity including a first movable element and a second sealed cavity including a second movable element. The out gas layer is annealed to release gas from the out gas layer into the second sealed cavity and increase a pressure of the second sealed cavity so that the second sealed cavity has a higher pressure than the first sealed cavity after the annealing.Type: GrantFiled: January 21, 2016Date of Patent: September 19, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kai-Fung Chang, Len-Yi Leu, Lien-Yao Tsai
-
Patent number: 9754957Abstract: Provided are nonvolatile memory devices and methods of forming the same. The nonvolatile memory device includes a plurality of word lines, a ground select line, string select line, and a dummy word line. Each of distances between the dummy word line and the ground select line and between the dummy word line and the word line is greater than a distance between a pair of the word lines adjacent to each other.Type: GrantFiled: April 9, 2015Date of Patent: September 5, 2017Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Changhyun Lee, Byoungkeun Son
-
Patent number: 9748399Abstract: To provide a novel semiconductor device in which a reduction in channel length is controlled. The semiconductor device includes an oxide semiconductor layer having a crystal part, and a source electrode layer and a drain electrode layer which are in contact with the oxide semiconductor layer. The oxide semiconductor layer includes a channel formation region and an n-type region in contact with the source electrode layer or the drain electrode layer. The crystal orientation of the crystal part is different between the channel formation region and the n-type region.Type: GrantFiled: April 7, 2014Date of Patent: August 29, 2017Assignees: Semiconductor Energy Laboratory Co., Ltd., Sharp Kabushiki KaishaInventors: Junichi Koezuka, Kenichi Okazaki, Masahiro Takahashi, Takuya Matsuo, Shigeyasu Mori, Yosuke Kanzaki, Hiroshi Matsukizono
-
Patent number: 9748250Abstract: Embodiments of the present invention provide a structure and method for fabrication of deep trenches in semiconductor-on-insulator structures. An upper portion of the deep trench cavity is formed to expose a sidewall of the buried insulator layer. A protective layer is disposed on the sidewall of the buried insulator layer. Then, the cavity is extended into the bulk substrate. The protective layer prevents over etch of the buried insulator layer during this process. The protective layer is then partially removed, such that the semiconductor-on-insulator (SOI) layer sidewall is exposed. The trench is then filled with a conductive fill material, such as polysilicon. The protection of the buried insulator (BOX) layer allows the trenches to be placed closer together while reducing the risk of a short circuit due to over etch, thereby increasing circuit density and product yield.Type: GrantFiled: June 8, 2015Date of Patent: August 29, 2017Assignee: International Business Machines CorporationInventors: Diego A. Hoyos, Sunit S. Mahajan, William L. Nicol, Iqbal R. Saraf, Scott R. Stiffler
-
Patent number: 9741861Abstract: A display device and a method for manufacturing the same having a thin film transistor (TFT) including a gate connected to a gate line, a drain connected to a data line, and a source connected to a pixel electrode and a passivation layer only in an opening of a pixel and a peripheral area of the TFT. The pixel electrode directly contacts the source of the TFT and overlaps the gate of the TFT.Type: GrantFiled: July 1, 2015Date of Patent: August 22, 2017Assignee: LG DISPLAY CO., LTD.Inventors: Changseung Woo, Soonhwan Hong
-
Patent number: 9741603Abstract: A hybrid substrate has an SOI structure having a good silicon active layer, without defects such as partial separation of the silicon active layer is obtained without trimming the outer periphery of the substrate. An SOI substrate is obtained by sequentially laminating a first silicon oxide film and a silicon active layer in this order on a silicon substrate. A terrace portion that does not have the silicon active layer is formed in the outer peripheral portion of the silicon substrate surface. A second silicon oxide film is formed on the silicon active layer surface of the SOI substrate The bonding surfaces of the SOI substrate and a supporting substrate that has a thermal expansion coefficient different from that of the SOI substrate is subjected to an activation treatment. The SOI substrate and the supporting substrate are bonded with the second silicon oxide film being interposed therebetween.Type: GrantFiled: April 21, 2014Date of Patent: August 22, 2017Assignee: SHIN-ETSU CHEMICAL CO., LTD.Inventors: Yuji Tobisaka, Shoji Akiyama, Yoshihiro Kubota, Makoto Kawai, Kazutoshi Nagata
-
Patent number: 9741859Abstract: A field effect transistor (FET) with a graphene layer as a channel layer is disclosed. The FET provides two gate electrodes, one of which receives the gate bias, while, the other receives a reference bias. An intermediate electrode made of ohmic metal to the graphene layer is provided between the two gate electrodes. The second gate electrode receiving the reference bias suppresses the hole injection into the channel beneath the first gate electrode.Type: GrantFiled: September 3, 2015Date of Patent: August 22, 2017Assignees: Sumitomo Electric Industries, Ltd., Tohoku UniversityInventors: Yasunori Tateno, Maki Suemitsu, Hirokazu Fukidome
-
Patent number: 9735242Abstract: One illustrative device disclosed herein includes a stepped conductive source/drain structure with a cavity defined therein, the cavity being located vertically above an active region, a non-conductive structure positioned in the cavity, a layer of insulating material positioned above the gate structure, the stepped conductive source/drain structure and the non-conductive structure, a gate contact opening defined in the layer of insulating material and a conductive gate contact positioned in the gate contact opening that is conductively coupled to the gate structure, wherein at least a portion of the conductive gate contact is positioned vertically above the non-conductive structure.Type: GrantFiled: October 20, 2015Date of Patent: August 15, 2017Assignee: GLOBALFOUNDRIES Inc.Inventors: Ruilong Xie, Chanro Park, Min Gyu Sung, Hoon Kim
-
Patent number: 9735183Abstract: A method of manufacturing a thin film transistor flat sensor that includes depositing a first metal film on a substrate and forming a common electrode on the substrate with one patterning process; successively depositing an insulating film and a second metal film on the substrate having the common electrode formed thereon, and forming a gate electrode by applying one pattering process to the second metal film; applying one patterning process to the deposited insulating film to form a common electrode insulating layer, wherein a first via hole is formed in the common electrode insulating layer at a location corresponding to the common electrode; depositing a transparent conductive film on the substrate having the common electrode, and forming a first conductive film layer, acting as one polar plate of a storage capacitor, on the common electrode and the gate electrode with one patterning process.Type: GrantFiled: November 21, 2014Date of Patent: August 15, 2017Assignees: BOE TECHNOLOGY GROUP CO., LTD., BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventors: Shaoying Xu, Zhenyu Xie, Xu Chen