Patents Examined by Tsz K. Chiu
-
Patent number: 10825816Abstract: A recessed access device comprises a conductive gate in a trench in semiconductor material. A gate insulator is along sidewalls and a base of the trench between the conductive gate and the semiconductor material. A pair of source/drain regions is in upper portions of the semiconductor material on opposing sides of the trench. A channel region is in the semiconductor material below the pair of source/drain regions along the trench sidewalls and around the trench base. At least some of the channel region comprises GaP.Type: GrantFiled: February 15, 2018Date of Patent: November 3, 2020Assignee: Micron Technology, Inc.Inventors: Yunfei Gao, Richard J. Hill, Gurtej S. Sandhu, Haitao Liu, Deepak Chandra Pandey, Srinivas Pulugurtha, Kamal M. Karda
-
Patent number: 10804488Abstract: An organic electroluminescent device with a touch sensor including: a first substrate; a second substrate arranged opposite to the first substrate; an organic EL element layer arranged above the first substrate; a first sealing film arranged toward the second substrate of the organic EL element layer, covering the organic EL element layer, and including a first inorganic layer; plural first detection electrodes extending in one direction, and arranged in parallel toward the second substrate of the first sealing film; a second sealing film arranged toward the second substrate of the first detection electrodes, and including a second inorganic layer; plural second detection electrodes extending in another direction different from the one direction, and arranged in parallel toward the second substrate of the second sealing film; and a touch sensor control unit control ling a potential to detect a touch with a display surface.Type: GrantFiled: November 21, 2018Date of Patent: October 13, 2020Assignee: Japan Display Inc.Inventors: Toshihiro Sato, Ryoichi Ito
-
Patent number: 10777712Abstract: A semiconductor light-emitting device includes: a package substrate having a mounting surface on which a first circuit pattern and a second circuit pattern are disposed; a semiconductor LED chip mounted on the mounting surface, having a first surface which faces the mounting surface and on which a first electrode and a second electrode are disposed, a second surface opposing the first surface, and side surfaces located between the first surface and the second surface, the first electrode and the second electrode being connected to the first circuit pattern and the second circuit pattern, respectively; a wavelength conversion film disposed on the second surface; and a side surface inclined portion disposed on the side surfaces of the semiconductor LED chip, providing inclined surfaces, and including a light-transmitting resin containing a wavelength conversion material.Type: GrantFiled: August 22, 2018Date of Patent: September 15, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Mi Jeong Yun, Jong Sup Song
-
Patent number: 10749033Abstract: Disclosed is a semiconductor device including: an insulating layer; a source electrode and a drain electrode embedded in the insulating layer; an oxide semiconductor layer in contact and over the insulating layer, the source electrode, and the drain electrode; a gate insulating layer over and covering the oxide semiconductor layer; and a gate electrode over the gate insulating layer, where the upper surfaces of the insulating layer, the source electrode, and the drain electrode exist coplanarly. The upper surface of the insulating layer, which is in contact with the oxide semiconductor layer, has a root-mean-square (RMS) roughness of 1 nm or less, and the difference in height between the upper surface of the insulating layer and the upper surface of the source electrode or the drain electrode is less than 5 nm. This structure contributes to the suppression of defects of the semiconductor device and enables their miniaturization.Type: GrantFiled: February 4, 2014Date of Patent: August 18, 2020Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hiromichi Godo, Ryota Imahayashi, Kiyoshi Kato
-
Patent number: 10741497Abstract: The present disclosure relates to semiconductor structures and, more particularly, to contact and interconnect structures and methods of manufacture. The structure includes: a single damascene contact structure in electrical contact with a contact of a source region or drain region; and a single damascene interconnect structure in a wiring layer and in direct electrical contact with the single damascene contact structure.Type: GrantFiled: February 15, 2018Date of Patent: August 11, 2020Assignee: GLOBALFOUNDRIES INC.Inventor: Jim Shih-Chun Liang
-
Patent number: 10720520Abstract: A type IV semiconductor substrate having a main surface is provided. A type III-V semiconductor channel region that includes a two-dimensional carrier gas is formed over the type IV semiconductor substrate. A type III-V semiconductor lattice transition region that is configured to alleviate mechanical stress arising from lattice mismatch is formed between the type IV semiconductor substrate and the type III-V semiconductor channel region. Forming the type III-V semiconductor lattice transition region includes forming a first lattice transition layer having a first metallic concentration over the type IV semiconductor substrate, forming a third lattice transition layer having a third metallic concentration that is higher than the first metallic concentration over the first lattice transition layer, and forming a fourth lattice transition layer having a fourth metallic concentration that is lower than the first metallic concentration over the third lattice transition layer.Type: GrantFiled: June 21, 2017Date of Patent: July 21, 2020Assignee: Infineon Technologies Austria AGInventors: Seong-Eun Park, Jianwei Wan, Mihir Tungare, Peter Kim, Srinivasan Kannan
-
Patent number: 10720376Abstract: A packaged power transistor device includes a Direct-Bonded Copper (“DBC”) substrate. Contact pads of a first lead are attached with solderless welds to a metal layer of the DBC substrate. In a first example, the solderless welds are ultrasonic welds. In a second example, the solderless welds are laser welds. A single power transistor realized on a single semiconductor die is attached to the DBC substrate. In one example, a first bond pad of the die is wire bonded to a second lead, and a second bond pad of the die is wire bonded to a third lead. The die, the wire bonds, and the metal layer of the DBC substrate are covered with an amount of plastic encapsulant. Lead trimming is performed to separate the first, second and third leads from the remainder of a leadframe, the result being the packaged power transistor device.Type: GrantFiled: November 2, 2018Date of Patent: July 21, 2020Assignee: Littelfuse, Inc.Inventors: Gi-Young Jeun, Kang Rim Choi
-
Patent number: 10714341Abstract: Lift-off methods for fabricating metal line patterns on a substrate are provided. For example, a method to fabricate a device includes forming a sacrificial layer on a substrate and forming a photoresist mask over the sacrificial layer, isotropically etching a portion of the sacrificial layer exposed through an opening of the photoresist mask to form an undercut region in the sacrificial layer below the photoresist mask, wherein the undercut region defines an overhang structure, and anisotropically etching a portion of the sacrificial layer exposed through the opening of the photoresist mask to form an opening through the sacrificial layer down to the substrate. Metallic material is deposited to cover the photoresist mask and to at least partially fill the opening formed in the sacrificial layer without coating the overhang structure with metallic material. The sacrificial layer is dissolved to lift-off the metallic material covering the photoresist mask.Type: GrantFiled: May 10, 2017Date of Patent: July 14, 2020Assignee: ELPIS TECHNOLOGIES INC.Inventors: Guy M. Cohen, Sebastian U. Engelmann, Steve Holmes, Jyotica V. Patel
-
Patent number: 10680146Abstract: A method for manufacturing a light emitting device includes: preparing a wavelength conversion member; preparing a light emitting element comprising a pair of electrodes at a second face side of the light emitting element; forming a light transmissive member, which includes: disposing a liquid resin material on a second main face of the wavelength conversion member, disposing the light emitting element on the liquid resin material such that (i) a first face of the light emitting element is opposed to the second main face of the wavelength converting member, (ii) a portion of a first lateral face of the light emitting element and a portion of a second lateral face of the light emitting element are covered by the liquid resin material, and (iii) a first corner of the light emitting element is exposed from the liquid resin material, and curing the liquid resin material; and forming a covering member.Type: GrantFiled: February 6, 2019Date of Patent: June 9, 2020Assignee: NICHIA CORPORATIONInventors: Ikuko Baike, Ryo Suzuki
-
Patent number: 10672786Abstract: The present disclosure provides a semiconductor device comprising: a block separator including a semiconductor film and a multi-layered insulating film, wherein the multi-layered insulating film surrounds the semiconductor film; memory block stacks divided from each other by the block separator, each memory block stack including interlayer insulating films and conductive patterns alternately stacked, wherein the conductive patterns are coupled to memory cells; and channel structures passing through the memory block stacks and electrically coupled to the memory cells.Type: GrantFiled: February 9, 2016Date of Patent: June 2, 2020Assignee: SK hynix Inc.Inventor: Nam Jae Lee
-
Patent number: 10665764Abstract: A micro lighting device includes a substrate, an isolation layer formed on the substrate, a side-emission micro device, and a switching device. The side-emission micro device includes a first electrode, a second electrode and an emission surface. The side-emission micro device is disposed in a way so that the emission surface is perpendicular or parallel to the surface of the substrate. The switching device includes a first end, a second end coupled to the first electrode, and a control end.Type: GrantFiled: March 19, 2018Date of Patent: May 26, 2020Assignee: ACER INCORPORATEDInventors: Jui-Chieh Hsiang, Chih-Chiang Chen
-
Patent number: 10665735Abstract: A micro-fabricated atomic clock structure is thermally insulated so that the atomic clock structure can operate with very little power in an environment where the external temperature can drop to ?40° C., while at the same time maintaining the temperature required for the proper operation of the VCSEL and the gas within the vapor cell.Type: GrantFiled: May 4, 2015Date of Patent: May 26, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Peter J. Hopper, William French, Paul Mawson, Steven Hunt, Roozbeh Parsa, Martin Fallon, Ann Gabrys, Andrei Papou
-
Patent number: 10629443Abstract: A method for manufacturing a semiconductor device includes forming a first active region on a semiconductor substrate, forming a semiconductor layer on the first active region, patterning the semiconductor layer into a plurality of fins extending from the first active region vertically with respect to the semiconductor substrate, wherein the first active region is located at bottom ends of the plurality of fins, forming a silicide layer on exposed portions of the first active region, forming an electrically conductive contact on the silicide region, forming a second active region on top ends of each of the plurality of fins, and forming a gate structure between the plurality of fins, wherein the gate structure is positioned over the first active region and under the second active region.Type: GrantFiled: July 20, 2017Date of Patent: April 21, 2020Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Huiming Bu, Terence B. Hook, Fee Li Lie, Junli Wang
-
Patent number: 10615273Abstract: A semiconductor device includes a plurality of unit cell transistors on a common semiconductor structure, the unit cell transistors electrically connected in parallel, and each unit cell transistor including a respective gate finger. Respective threshold voltages of first and second of the unit cell transistors differ by at least 0.1 volts and/or threshold voltages of first and second segments of a third of the unit cell transistors differ by at least 0.1 volts.Type: GrantFiled: June 21, 2017Date of Patent: April 7, 2020Assignee: Cree, Inc.Inventors: Yueying Liu, Saptharishi Sriram, Scott Sheppard
-
Patent number: 10608070Abstract: An organic EL display device includes: a lower electrode; an upper electrode; a first organic layer which is disposed between the lower electrode and the upper electrode and is formed of a plurality of layers including a light emitting layer formed of an organic material that emits light; a metal wire that extends between the pixels within the display region; and a second organic layer which is formed of a plurality of layers the same as that of the first organic layer and which comes into contact with a part of the metal wire and does not come into contact with the first organic layer. The upper electrode comes into contact with the metal wire in the periphery of the second organic layer. Accordingly, it is possible to uniformize the potential of the upper electrode without reducing the light emission area.Type: GrantFiled: September 19, 2018Date of Patent: March 31, 2020Assignee: Japan Display Inc.Inventors: Yuko Matsumoto, Toshihiro Sato
-
Patent number: 10600875Abstract: A semiconductor device includes a first conductor; a first insulator thereover; a first oxide thereover; a second oxide thereover; a second conductor and a third conductor that are separate from each other thereover; a third oxide over the first insulator, the second oxide, the second conductor, and the third conductor; a second insulator thereover; a fourth conductor thereover; and a third insulator over the first insulator, the second insulator, and the fourth conductor. The second oxide includes a region where the energy of the conduction band minimum of an energy band is low and a region where the energy of the conduction band minimum of the energy band is high. The energy of the conduction band minimum of the third oxide is higher than that of the region of the second oxide where the energy of the conduction band minimum is low. Side surfaces of the first oxide and the second oxide are covered with the third oxide.Type: GrantFiled: June 21, 2017Date of Patent: March 24, 2020Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Tsutomu Murakawa, Toshihiko Takeuchi, Hiroki Komagata, Hiromi Sawai, Yasumasa Yamane, Shota Sambonsuge, Kazuya Sugimoto, Shunpei Yamazaki
-
Patent number: 10593906Abstract: In an aspect, an organic light-emitting display apparatus is provided, including a display substrate; a sealing substrate configured to face the display substrate; a sealing material for bonding the display substrate and the sealing substrate and surrounding a circumference of the display unit; and a bonding layer comprising a plurality of through holes, wherein the plurality of through holes comprise partition walls therein.Type: GrantFiled: March 23, 2017Date of Patent: March 17, 2020Assignee: Samsung Display Co., Ltd.Inventors: Jae-Man Lee, Seung-Joon Yoo, Hyun-Soo Choi, Jae-Wook Shin
-
Patent number: 10593787Abstract: A semiconductor layer may be subjected to etching to form a trench therein. An epitaxial layer may be further formed in the trench. Here, the impurity concentration of the epitaxial layer is controlled to be lower than that of the semiconductor layer. In this manner, concentration of electrical fields in the trench is reduced. A first innovations herein provides a semiconductor device including a first semiconductor layer containing impurities of a first conductivity type, a trench provided in the first semiconductor layer on a front surface side thereof, and a second semiconductor layer provided on an inner wall of the trench, where the second semiconductor layer contains impurities of the first conductivity type at a lower concentration than the first semiconductor layer.Type: GrantFiled: April 1, 2016Date of Patent: March 17, 2020Assignee: FUJI ELECTRIC CO., LTD.Inventor: Takeyoshi Nishimura
-
Patent number: 10573735Abstract: According to one embodiment, a semiconductor device includes a first electrode, a second electrode, a third electrode, a first semiconductor region, a second semiconductor region, a third semiconductor region, and an intermediate region. A position of the first electrode is between a position of the second electrode and a position of the third electrode. The first semiconductor region is separated from the first, second, and third electrodes. The second semiconductor region is provided between the second electrode and the first semiconductor region. The third semiconductor region is provided between the third electrode and the first semiconductor region. The intermediate region includes at least one of a first compound or a second compound. At least a portion of the first electrode is positioned between the second and third semiconductor regions. The intermediate region includes a first partial region, a second partial region, and a third partial region.Type: GrantFiled: August 30, 2017Date of Patent: February 25, 2020Assignee: Kabushiki Kaisha ToshibaInventors: Masahiro Koyama, Tatsuo Shimizu, Shinya Nunoue
-
Patent number: 10553494Abstract: A semiconductor device includes a substrate, a first transistor on the substrate, and a second transistor on the substrate. The first transistor has a first threshold voltage, and a channel region and source/drain regions of the first transistor are N-type. The second transistor has a second threshold voltage, a channel region of the second transistor is N-type and source/drain regions of the second transistor are P-type, and an absolute value of the first threshold voltage is substantially equal to an absolute value of the second threshold voltage.Type: GrantFiled: May 1, 2017Date of Patent: February 4, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Jhong-Sheng Wang, Ting-Sheng Huang, Jiaw-Ren Shih