Patents Examined by Tucker J Wright
-
Patent number: 11984473Abstract: A semiconductor device of embodiments includes: a transistor region including a semiconductor layer having a first face and a second face opposite to the first face, a first transistor having a first gate electrode provided on a first face side of the semiconductor layer, and a second transistor having a second gate electrode provided on a second face side of the semiconductor layer; and an adjacent region adjacent to the transistor region and including the semiconductor layer and a third transistor having a third gate electrode electrically connected to the second gate electrode and provided on the second face side of the semiconductor layer and the third transistor having an absolute value of a threshold voltage smaller than an absolute value of a threshold voltage of the second transistor.Type: GrantFiled: September 10, 2021Date of Patent: May 14, 2024Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventors: Tomoko Matsudai, Yoko Iwakaji
-
Patent number: 11973169Abstract: An optical isolation material may be applied to walls of a first cavity and a second cavity in a wafer mesh. A wavelength converting layer may be deposited into the first cavity to create a first segment and into the second cavity to create a second segment. The first segment may be attached to a first light emitting device to create a first pixel and the second segment to a second light emitting device to create a second pixel. The wafer mesh may be removed.Type: GrantFiled: September 4, 2020Date of Patent: April 30, 2024Assignee: Lumileds LLCInventors: Danielle Russell Chamberlin, Erik Maria Roeling, Sumit Gangwal, Niek Van Leth, Oleg Shchekin
-
Patent number: 11973168Abstract: A wavelength converting layer may have a glass or a silicon porous support structure. The wavelength converting layer may also have a cured portion of wavelength converting particles and a binder laminated onto the porous glass or silicon support structure.Type: GrantFiled: March 16, 2023Date of Patent: April 30, 2024Assignee: Lumileds LLCInventors: Grigoriy Basin, Mooi Guan Ng, Lex Alan Kosowsky, Phillip Barton
-
Patent number: 11961835Abstract: A circuit for monitoring usage of an active field effect transistor (FET) includes the active FET and a reference FET, formed in a same structure as the active FET. The active FET and the reference FET both are pFET or both are nFET, and are stacked on each other at a common gate. The circuit also includes a differential current sense circuit (DCSC) and a plurality of switches for connecting terminals of the FETs to logic voltage, ground voltage, and/or the DCSC. The DCSC is configured to measure and compare currents through each of the active and reference FETs when a threshold voltage is applied to the common gate.Type: GrantFiled: November 7, 2021Date of Patent: April 16, 2024Assignee: International Business Machines CorporationInventor: Effendi Leobandung
-
Patent number: 11955500Abstract: There is provided a solid-state imaging device including: a first substrate including a first semiconductor substrate and a first wiring layer, the first semiconductor substrate having a pixel unit with pixels; a second substrate including a second semiconductor substrate and a second wiring layer, the second semiconductor substrate having a circuit with a predetermined function; and a third substrate including a third semiconductor substrate and a third wiring layer, the third semiconductor substrate having a circuit with a predetermined function, the first, second, and third substrates being stacked in this order, the first substrate and the second substrate being bonded together with the first wiring layer and the second wiring layer opposed to each other, a first coupling structure on bonding surfaces of the first substrate and the second substrate, and including an electrode junction structure with electrodes formed on the respective bonding surfaces in direct contact with each other.Type: GrantFiled: February 3, 2022Date of Patent: April 9, 2024Assignee: Sony Semiconductor Solutions CorporationInventors: Reijiroh Shohji, Masaki Haneda, Hiroshi Horikoshi, Minoru Ishida, Takatoshi Kameshima, Ikue Mitsuhashi, Hideto Hashiguchi, Tadashi Iijima
-
Patent number: 11955409Abstract: A package comprising an integrated device and a substrate. The integrated device is coupled to the substrate. The substrate includes a core layer, at least one first dielectric layer coupled to a first surface of the core layer, and at least one second dielectric layer coupled to a second surface of the core layer. The substrate includes a match structure located in the core layer. The match structure includes at least one first match interconnect extending vertically and horizontally in the match structure. The match structure also includes at least one second match interconnect extending vertically in the match structure. The at least one first match interconnect and the at least one second match interconnect are configured for skew matching.Type: GrantFiled: January 13, 2021Date of Patent: April 9, 2024Assignee: QUALCOMM INCORPORATEDInventors: Aniket Patil, Joan Rey Villarba Buot, Hong Bok We
-
Patent number: 11955472Abstract: Disclosed are embodiments of a semiconductor structure that includes a semiconductor-controlled rectifier (e.g., for electrostatic discharge (ESD) protection). The SCR can be readily integrated into advanced semiconductor-on-insulator processing technology platforms (e.g., a fully depleted silicon-on-insulator (FDSOI) processing technology platform) that employ hybrid semiconductor substrates (i.e., semiconductor substrates with both bulk semiconductor and semiconductor-on-insulator regions) and is configured with an on-Pwell semiconductor-on-insulator gate structure that is tied to an anode terminal to effectively lower the SCR trigger voltage. To further lower the trigger voltage of the SCR, the Pwell on which the gate structure sits may be made narrower than the gate structure and/or the doping profile of the Pwell on which the gate structure sits may be graded (e.g., P to P? closer to insulator layer).Type: GrantFiled: December 17, 2021Date of Patent: April 9, 2024Assignee: GlobalFoundries U.S. Inc.Inventors: Meng Miao, Alain Loiseau, Souvick Mitra, Wei Liang, Robert J. Gauthier, Jr., Anindya Nath
-
Patent number: 11955407Abstract: An electronic module includes a semiconductor package including a die carrier, a semiconductor transistor die disposed on the die carrier, an electrical conductor connected to the semiconductor die, and an encapsulant covering the die carrier, the semiconductor die, and the electrical conductor so that a portion of the electrical conductor extends to the outside of the encapsulant. The electronic module further includes an interposer layer on which the semiconductor package is disposed, and a heat sink through which a cooling medium can flow. The interposer layer is disposed on the heatsink.Type: GrantFiled: January 18, 2021Date of Patent: April 9, 2024Assignee: Infineon Technologies Austria AGInventors: Edward Fuergut, Davide Chiola, Martin Gruber, Wolfram Hable
-
Patent number: 11948949Abstract: In some embodiments, the present disclosure relates to a device having a semiconductor substrate including a frontside and a backside. On the frontside of the semiconductor substrate are a first source/drain region and a second source/drain region. A gate electrode is arranged on the frontside of the semiconductor substrate and includes a horizontal portion, a first vertical portion, and a second vertical portion. The horizontal portion is arranged over the frontside of the semiconductor substrate and between the first and second source/drain regions. The first vertical portion extends from the frontside towards the backside of the semiconductor substrate and contacts the horizontal portion of the gate electrode structure. The second vertical portion extends from the frontside towards the backside of the semiconductor substrate, contacts the horizontal portion of the gate electrode structure, and is separated from the first vertical portion by a channel region of the substrate.Type: GrantFiled: July 15, 2022Date of Patent: April 2, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun-Yuan Chen, Ching-Chun Wang, Hsiao-Hui Tseng, Jen-Cheng Liu, Jhy-Jyi Sze, Shyh-Fann Ting, Wei Chuang Wu, Yen-Ting Chiang, Chia Ching Liao, Yen-Yu Chen
-
Patent number: 11948967Abstract: A polysilicon resistor is disclosed, to reduce a voltage coefficient of the polysilicon resistor. The polysilicon resistor includes: a polysilicon layer (101), a voltage module (102), and a substrate layer (103), where the voltage module (102) is configured to transmit a voltage on the polysilicon layer (101) to the substrate layer (103).Type: GrantFiled: October 22, 2020Date of Patent: April 2, 2024Assignee: HUAWEI TECHNOLOGIES CO., LTD.Inventors: Ding Li, Shuai Du, Yixing Chu
-
Patent number: 11942528Abstract: A semiconductor device comprising a plurality of active patterns on a substrate. The semiconductor device may include a device isolation layer defining the plurality of active patterns, a gate electrode extending across the plurality of active patterns, and a source/drain pattern on the active patterns. The plurality of active patterns may comprise a first active pattern and a second active pattern. The source/drain pattern comprises a first part on the first active pattern, a second part on the second active pattern, and a third part extending from the first part and along an upper portion of the first active pattern. The device isolation layer comprises a first outer segment on a sidewall of the first active pattern below the source/drain pattern. A lowermost level of a bottom surface of the third part may be lower than an uppermost level of a top surface of the first outer segment.Type: GrantFiled: May 12, 2023Date of Patent: March 26, 2024Inventors: Hyun-Kwan Yu, Min-Hee Choi
-
Patent number: 11935973Abstract: Disclosed is an infrared detecting device with a high SNR. The infrared detecting device 100 includes a semiconductor substrate 10; a first layer 20 formed on the semiconductor substrate and having a first conductivity type; a light receiving layer 30 formed on the first layer; and a second layer 40 formed on the light receiving layer and having a second conductivity type. The first layer includes, in the stated order: a layer containing Alx(1)In1-x(1)Sb; a layer having a film thickness ty(1) in nanometers and containing Aly(1)In1-y(1)Sb; and a layer containing Alx(2)In1-x(2)Sb, where ty(1), x(1), x(2), and y(1) satisfy the following relations: for j=1, 2, 0<ty(1)?2360×(y(1)?x(j))?240 (0.11?y(1)?x(j)?0.19), 0<ty(1)??1215×(y(1)?x(j))+427 (0.19<y(1)?x(j)?0.33), and 0<x(j)<0.18.Type: GrantFiled: February 27, 2019Date of Patent: March 19, 2024Assignee: Asahi Kasei Microdevices CorporationInventors: Osamu Morohara, Hiromi Fujita, Hirotaka Geka
-
Patent number: 11927862Abstract: An object is to reduce parasitic capacitance of a signal line included in a liquid crystal display device. A transistor including an oxide semiconductor layer is used as a transistor provided in each pixel. Note that the oxide semiconductor layer is an oxide semiconductor layer which is highly purified by thoroughly removing impurities (hydrogen, water, or the like) which become electron suppliers (donors). Thus, the amount of leakage current (off-state current) can be reduced when the transistor is off. Therefore, a voltage applied to a liquid crystal element can be held without providing a capacitor in each pixel. In addition, a capacitor wiring extending to a pixel portion of the liquid crystal display device can be eliminated. Therefore, parasitic capacitance in a region where the signal line and the capacitor wiring intersect with each other can be eliminated.Type: GrantFiled: February 28, 2023Date of Patent: March 12, 2024Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Toshikazu Kondo, Jun Koyama, Shunpei Yamazaki
-
Patent number: 11929377Abstract: The present disclosure relates to an image sensor (21) comprising an array of pixels, wherein a set of pixels of the array comprises pixels with different height levels arranged according to their height level and relative position to an optical axis (22) of the image sensor, wherein each pixel of the set can take one height level i among N different height levels, N?2, where i=1 is the smallest height level and i=N is the highest height level. According to the disclosure, for a pixel of the set having a first height level equal to n, 2?n?N, and an adjacent pixel of the set having a second height level equal to m, lower than the first height level, in at least one of horizontal, vertical, or diagonal scanning direction, from a point at which the optical axis (22) intersects the image sensor (21) to at least one rim of the image sensor, the second height level m is equal to n?1.Type: GrantFiled: December 20, 2018Date of Patent: March 12, 2024Assignee: InterDigital CE Patent Holdings, SASInventors: Mitra Damghanian, Oksana Shramkova, Valter Drazic
-
Patent number: 11908766Abstract: The present invention relates to a cooling system where a semiconductor component including a semiconductor chip and a cooling apparatus are joined, wherein a coolant is supplied to a substrate, on which a semiconductor chip is installed, through an opening member of the cooling apparatus so that a surface of the substrate may be directly cooled by the coolant so as to improve cooling efficiency, and a cooling post structure, which enables the coolant to smoothly flow, is used to further improve cooling efficiency.Type: GrantFiled: September 28, 2021Date of Patent: February 20, 2024Assignee: JMJ Korea Co., Ltd.Inventor: Yun Hwa Choi
-
Patent number: 11901956Abstract: A high peak bandwidth I/O channel embedded within a multilayer surface interface that forms the bus circuitry electrically interfacing the output or input port on a first semiconductor die with the input or output port on a second semiconductor die.Type: GrantFiled: January 13, 2022Date of Patent: February 13, 2024Inventor: L. Pierre de Rochemont
-
Patent number: 11894339Abstract: A method of manufacturing a sensor device includes obtaining a semiconductor die structure comprising a transmitter and a receiver. Then, a first sacrificial stud is affixed to the transmitter and a second sacrificial stud is affixed to the receiver. The semiconductor die is affixed to a lead frame, and pads on the semiconductor die structure are wirebonded to the lead frame. The lead frame, the semiconductor die structure, and the wirebonds are encapsulated in a molding compound, while the tops of the first and second sacrificial studs are left exposed. The first and second sacrificial studs prevent the molding compound from encapsulating the transmitter and the receiver, and are removed to expose the transmitter in a first cavity and the receiver in a second cavity. In some examples, the semiconductor die structure includes a first semiconductor die comprising the transmitter and a second semiconductor die comprising the receiver.Type: GrantFiled: December 14, 2020Date of Patent: February 6, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Sreenivasan Kalyani Koduri, Leslie Edward Stark
-
Patent number: 11894307Abstract: Disclosed in an embodiment is a semiconductor device package comprising a substrate and a plurality of semiconductor structures arranged to be spaced apart at the center of the substrate, wherein the semiconductor structure is arranged on the substrate and includes a first conductive type semiconductor layer, a second conductive type semiconductor layer, and an active layer arranged between the first conductive type semiconductor layer and the second conductive type semiconductor layer, and the ratio of the maximum height of the outermost surface of the first conductive type semiconductor layer to the length of the spacing distance between the adjacent semiconductor structures is 1:3 to 1:60.Type: GrantFiled: April 5, 2019Date of Patent: February 6, 2024Assignee: SUZHOU LEKIN SEMICONDUCTOR CO., LTD.Inventors: Sang Youl Lee, Ki Man Kang, Eun Dk Lee
-
Patent number: 11855117Abstract: The present invention provides a technology which realizes a reliable semiconductor device including a photosensor device by preventing pent roofs of edges of a P+ layer from being generated and a metal wiring installed over the P+ layer from coming down while securing the electrical conductivity of the P+ layer. The semiconductor device includes a photosensor including a photodiode formed on a substrate. The photodiode includes: a cathode electrode; a laminated structure that is formed on the cathode electrode and in which an N+ layer, an I layer, and a P+ layer are laminated in this order; an anode electrode formed on the P+ layer; a first insulating film formed so as to cover a portion of the anode electrode and edges of the laminated structure; and a metal wiring connected to the anode electrode. The edges of the laminated structure are formed in forward tapered shapes in a cross-sectional view.Type: GrantFiled: February 4, 2021Date of Patent: December 26, 2023Assignee: JAPAN DISPLAY INC.Inventors: Hajime Watakabe, Akihiro Hanada, Marina Mochizuki, Ryo Onodera, Fumiya Kimura, Isao Suzumura
-
Patent number: 11848283Abstract: Integrated circuit package (ICP) with: (i) stored information pertaining to an amount and/or value of precious material present in the ICP; and (ii) sensor for detecting an amount of precious material present in the ICP. In some embodiments the ICP is embedded in a smart card for use with a smart card reader system that can communicate data to and/or from the ICP.Type: GrantFiled: July 1, 2022Date of Patent: December 19, 2023Assignee: International Business Machines CorporationInventors: Louis Thomas Fuka, Robert John Nonnenkamp, Charles Patrick Brown