Patents Examined by Van Thu Nguyen
-
Patent number: 8339845Abstract: Provided is a programming method in a flash memory device. The programming method applies a first pass voltage to a selection word line and a non-selection word line, applies a local voltage to the non-selection word line, applies a second pass voltage to the selection word line, and applies a programming voltage to the selection word line.Type: GrantFiled: March 8, 2010Date of Patent: December 25, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Oh Suk Kwon
-
Patent number: 8295102Abstract: A method and structure for passing a bitline voltage regardless of its voltage level via a bitline in a memory device is disclosed. In one embodiment, the method includes detecting the bitline voltage of the bitline, feeding a control signal at an activation voltage level to the bitline pass device to maintain a pass voltage differential of the bitline pass device when the bitline is selected and passing the bitline voltage via the bitline pass device in response to the control signal, where the pass voltage differential is greater than a threshold voltage of the bitline pass device regardless of a level of the bitline voltage.Type: GrantFiled: July 23, 2010Date of Patent: October 23, 2012Assignee: Spansion LLCInventors: Chieu Yin Chia, Michael Achter, Harry Kuo, Book-Aik Ang
-
Patent number: 8050137Abstract: The semiconductor integrated circuit includes a command decoder, a shift register unit and a command address latch unit. The command decoder is responsive to an external command defining write and read modes and configured to provide a write command or a read command according to the external command using a rising or falling clock. The shift register unit is configured to shift an external address and the write command by a write latency in response to the write command. The column address latch unit is configured to latch and provide the external address as a column address in the read mode, and to latch a write address, which is provided from the shift register unit, and provide the write address as the column address in the write mode.Type: GrantFiled: June 29, 2009Date of Patent: November 1, 2011Assignee: Hynix Semiconductor Inc.Inventor: Kyong Ha Lee
-
Patent number: 8040725Abstract: A flash memory device includes a cell array and a read voltage adjuster. The cell array includes a first field having first memory cells and a second field having second memory cells. The read voltage adjuster determines a read voltage for reading first data from the first memory cells of the first field with reference to second data read from the memory cells of the second field.Type: GrantFiled: June 26, 2008Date of Patent: October 18, 2011Assignee: Samsung Electronics Co., Ltd.Inventor: Dong-Ku Kang
-
Patent number: 8014193Abstract: A magnetoresistance effect element includes: a first ferromagnetic layer having invariable magnetization perpendicular to a film plane; a second ferromagnetic layer having variable magnetization perpendicular to the film plane; a first nonmagnetic layer interposed between the first ferromagnetic layer and the second ferromagnetic layer; a third ferromagnetic layer on an opposite side of the second ferromagnetic layer from the first nonmagnetic layer, and having variable magnetization parallel to the film plane; and a second nonmagnetic layer interposed between the second and third ferromagnetic layers.Type: GrantFiled: March 3, 2009Date of Patent: September 6, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Masahiko Nakayama, Tadashi Kai, Sumio Ikegawa, Hiroaki Yoda, Tatsuya Kishi
-
Patent number: 7990788Abstract: A refresh characteristic test circuit is provided, in a recessed semiconductor device, that is capable of verifying whether a refresh failure is caused by the neighbor/passing gate effect or not and a method for testing the refresh characteristic. The refresh characteristic test circuit includes a select signal generating unit for receiving first address signals and a test mode signal and generate select signals to select cell blocks, a main word line signal generating unit for receiving second address signals and the test mode signal and generate main word lines signals to select main word lines of the selected cell block, and a sub word line signal generating unit for receiving third address signals and the test mode signal and enable sub word lines of the selected main word line.Type: GrantFiled: June 27, 2008Date of Patent: August 2, 2011Assignee: Hynix Semiconductor Inc.Inventors: Duck Hwa Hong, Sun Jong Yoo
-
Patent number: 7978520Abstract: To program a set of non-volatile storage elements, a set of programming pulses are applied to the control gates (or other terminals) of the non-volatile storage elements. The programming pulses have pulse widths that vary as a function of simulated pulse magnitude data. The programming pulses can also have pulse magnitudes that vary based on measurements taken while testing the set of non-volatile storage elements. In one embodiment, the pulse widths are determined after simulation performed prior to fabrication of the non-volatile storage elements. In another embodiment, the pulse magnitudes are calculated after fabrication of the non-volatile storage elements.Type: GrantFiled: September 27, 2007Date of Patent: July 12, 2011Assignee: SanDisk CorporationInventors: Nima Mokhlesi, Dengtao Zhao, Henry Chin, Tapan Samaddar
-
Patent number: 7940598Abstract: An integrated circuit memory device, system and method embodiments decode interleaved row and column request packets transferred on an interconnect at a first clock frequency. Separate row decode logic and column decode logic, clocked at a relatively slower second clock frequency, output independent column and row control internal signals to a memory core in response to memory commands in the request packets. An integrated circuit memory device includes an interface having separate row and column decode logic circuits for providing independent sets of row and control signals. A row decode logic circuit includes a first row decode logic circuit that provides a first row control signal, such as a row address, and a second row decode logic circuit that provides a second row control signal. A column decode logic circuit includes a first column decode logic circuit that provides a first column control signal, such as a column address and a second column logic circuit that provides a second column control signal.Type: GrantFiled: July 22, 2008Date of Patent: May 10, 2011Assignee: Rambus Inc.Inventors: Kishore Kasamsetty, Lawrence Lai, Wayne Richardson
-
Patent number: 7933157Abstract: An apparatus for generating pumping voltage of a multiple Chip Select (CS) mode semiconductor memory apparatus includes a high speed pumping control unit configured to produce a pumping enable signal regardless of the level of a pumping voltage to actuate the pumping unit when a plurality of banks of the semiconductor apparatus operated by different CS signals are continuously actuated.Type: GrantFiled: December 31, 2008Date of Patent: April 26, 2011Assignee: Hynix Semiconductor Inc.Inventor: Young-Kyoung Choi
-
Patent number: 7929361Abstract: A transceiver (222) includes a receive circuit (320), a transmit circuit (340), a shared delay locked loop (DLL) (360), and a controller (210). The receive circuit (320) has a first input coupled to an external data terminal, a second input coupled to an external data strobe terminal, and an output coupled to an internal data terminal. The transmit circuit (340) has a first input coupled to the internal data terminal, a second input for receiving an internal clock signal, a first output coupled to the external data terminal, and a second output coupled to the external data strobe terminal. The controller (210) enables the shared DLL (360) for use by the receive circuit (320) during a receive cycle, and enables the shared DLL (360) for use by the transmit circuit (340) during a transmit cycle.Type: GrantFiled: March 31, 2008Date of Patent: April 19, 2011Assignee: Advanced Micro Devices, Inc.Inventors: Shawn Searles, Faisal A. Syed, Nicholas T. Humphries
-
Patent number: 7916550Abstract: Methods and apparatuses are discussed which operate a nonvolatile memory cell or at least one cell in an array of such cells, such that a drain region or a source region is floating while adding charge to the charge storage structure.Type: GrantFiled: November 17, 2006Date of Patent: March 29, 2011Assignee: Macronix International Co., Ltd.Inventor: Ming-Chang Kuo
-
Patent number: 7859883Abstract: A memory device includes a plurality of memory cells each including a recordable layer between two metal layers, the recordable layer including a first sub-cell and a second sub-cell. Each memory cell is constructed and designed to change from an as-deposited state to an initialized state upon application of an initialization signal, from the initialized state to a first inscribed state upon application of a first write signal, and from the initialized state to a second inscribed state upon application of a second write signal. The memory cell has a resistor-like current-voltage (I-V) characteristic when in the as-deposited state, a diode-like I-V characteristic when in the initialized state, and resistor-like I-V characteristics when in the first and second inscribed states for voltages within a predetermined range.Type: GrantFiled: September 14, 2007Date of Patent: December 28, 2010Assignee: Hong Kong Applied Science and Technology Research Institute Co. Ltd.Inventors: Geoffrey Wen-Tai Shuy, Hsin-Cheng Lai
-
Patent number: 7852692Abstract: Test circuitry for determining whether a memory can operate at a lower operating voltage. The test circuitry includes a sense circuit having a delayed sensing characteristic as compared to other sense amplifier circuits of the memory. With this circuitry, the test circuitry can determine if the sense circuit can provide valid data under more severe sensing conditions. In one example, the sense circuit includes a delay circuit in the sense enable signal path. If sense circuit can provide data at more server operating conditions, then the memory operating voltage can be lowered.Type: GrantFiled: June 30, 2008Date of Patent: December 14, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Shayan Zhang, Jack M. Higman, Michael D. Snyder
-
Patent number: 7848132Abstract: FRAM includes a tunable gain amp serving as a local sense amp, wherein the tunable gain amp is connected to a local bit line for reading a memory cell including a pass transistor and a ferroelectric capacitor, and gain is adjusted by setting a local amp voltage for reading the memory cell more effectively with optimized gain. And a global sense amp is connected to the local sense amp for receiving a read output. When reading data, a voltage difference in the local bit line is converted to a time difference by the sense amps for differentiating high data and low data. For example, high data is quickly transferred to an output latch circuit through the sense amps with high gain, but low data is rejected by a locking signal based on high data as a reference signal. Additionally, alternative circuits and memory cell structures for implementing the memory are described.Type: GrantFiled: May 26, 2009Date of Patent: December 7, 2010Inventor: Juhan Kim
-
Patent number: 7826263Abstract: A method for operating a memory system including a flash memory device having a plurality of memory blocks includes determining whether a read error generated during a read operation of the flash memory device is caused by read disturbance and replacing a memory block which includes the read error, with a spare memory block if the read error is caused by read disturbance.Type: GrantFiled: February 27, 2007Date of Patent: November 2, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Kyoong-Han Lee, Young-Joon Choi, Yang-Sup Lee
-
Patent number: 7821864Abstract: A method of managing power states of memory modules while performing memory access operations is disclosed. Memory modules are in a power saving state until an access operation involving the module is to be performed. The module is placed in an operational mode, then the access operation is performed, then the module is returned to the power saving state. Apparatus and systems using the method are also disclosed and claimed.Type: GrantFiled: March 26, 2007Date of Patent: October 26, 2010Assignee: Network Appliance, Inc.Inventors: George Totolos, Jr., Scott M. Westbrook
-
Patent number: 7813160Abstract: Memory devices and recordable media are disclosed that take advantage of memory effects in the electronic transport in CdSe nanocrystal (NC) quantum dot arrays. Conduction through a NC array can be reduced with a negative voltage and then restored with a positive voltage. Light can also be used to restore or even increase the NC array conduction. The switching of the conduction in CdSe NC arrays and found the behavior to be highly sensitive to the value and duration of the laser and voltage pulses.Type: GrantFiled: January 11, 2006Date of Patent: October 12, 2010Assignee: The Trustees Of The University Of PennsylvaniaInventors: Marija Drndic, Michael D. Fischbein
-
Patent number: 7796414Abstract: A memory module, system and method of making the same includes a memory module including a plurality of memory devices having a first portion of memory devices cooperatively forming a first rank of memory devices and a second portion of memory devices cooperatively forming a second rank of memory devices. The first and second portions of memory devices are grouped into a plurality of memory device stacks, wherein each of the plurality of memory device stacks includes at least one of the plurality of memory devices coupled to a first portion of a plurality of DQ signals and at least another one of the plurality of memory devices coupled to a different second portion of the plurality of DQ signals.Type: GrantFiled: December 30, 2008Date of Patent: September 14, 2010Assignee: Micron Technology, Inc.Inventor: Joseph Hofstra
-
Patent number: 7768813Abstract: In one embodiment, a DRAM is provided that includes: a word line intersecting with a pair of bit lines, the DRAM including a memory cell at each intersection, each memory cell including an access transistor adapted to couple a storage cell to the corresponding bit line if its gate voltage is raised; and a word line compensation circuit adapted to compensate for a capacitively-coupled voltage increase on the corresponding bit line if the access transistor's gate voltage is raised.Type: GrantFiled: August 27, 2007Date of Patent: August 3, 2010Assignee: Novelics, LLC.Inventors: Esin Terzioglu, Melinda L. Miller
-
Patent number: 7746690Abstract: A memory operable at a high speed is obtained. This memory comprises a plurality of word lines, first transistors each connected to each the plurality of word lines for entering an ON-state through selection of the corresponding word line, a plurality of memory cells including diodes having cathodes connected to the source or drain regions of the first transistors respectively and a data determination portion connected to the drain or source regions of the first transistors for determining data read from a selected memory cell.Type: GrantFiled: March 28, 2007Date of Patent: June 29, 2010Assignee: Sanyo Electric Co., Ltd.Inventor: Kouichi Yamada