Patents Examined by Vincent Wall
-
Patent number: 10854459Abstract: Generally, the present disclosure provides example embodiments relating to formation of a gate structure of a device, such as in a replacement gate process, and the device formed thereby. In an example method, a gate dielectric layer is formed over an active area on a substrate. A dummy layer that contains a passivating species (such as fluorine) is formed over the gate dielectric layer. A thermal process is performed to drive the passivating species from the dummy layer into the gate dielectric layer. The dummy layer is removed. A metal gate electrode is formed over the gate dielectric layer. The gate dielectric layer includes the passivating species before the metal gate electrode is formed.Type: GrantFiled: November 28, 2017Date of Patent: December 1, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Hsiao-Kuan Wei, Hsien-Ming Lee, Chin-You Hsu, Hsin-Yun Hsu, Pin-Hsuan Yeh
-
Patent number: 10854708Abstract: A capacitor includes a first graphene structure having a first plurality of graphene layers. The capacitor further includes a dielectric layer over the first graphene structure. The capacitor further includes a second graphene structure over the dielectric layer, wherein the second graphene structure has a second plurality of graphene layers.Type: GrantFiled: November 13, 2019Date of Patent: December 1, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chewn-Pu Jou, Chih-Hsin Ko, Po-Wen Chiu, Chao-Ching Cheng, Chun-Chieh Lu, Chi-Feng Huang, Huan-Neng Chen, Fu-Lung Hsueh, Clement Hsingjen Wann
-
Patent number: 10847518Abstract: A semiconductor substrate is provided. Active areas and trench isolation regions are formed. The active areas extend along a first direction. Buried word lines extending along a second direction are formed in the semiconductor substrate. Two of the buried word lines intersect with each of the active areas, separating each of the active areas into a digit line contact area and two cell contact areas. Buried digit lines extending along a third direction are formed above the buried word lines. An upper portion of the trench isolation region is removed to form an L-shaped recessed area around each of the cell contact areas. The L-shaped recessed area exposes sidewalls of the cell contact areas. An epitaxial silicon growth process is then performed to grow an epitaxial silicon layer from the exposed sidewalls and a top surface of each of the cell contact areas, thereby forming enlarged cell contact areas.Type: GrantFiled: December 1, 2017Date of Patent: November 24, 2020Assignee: Micron Technology, Inc.Inventor: Kuo-Chen Wang
-
Patent number: 10840476Abstract: An organic light emitting display device according to an exemplary embodiment of the present disclosure includes a flexible substrate, a polarization layer, an adhesive layer, and a micro coating layer. The flexible substrate includes a display area in which a display unit is disposed, a first non-display area which encloses the display area, a bending area extending from the first non-display area, and a second non-display area extending from one side of the bending area. The polarization layer is disposed on the display unit. The adhesive layer is disposed on at least one of a lower surface and an upper surface of the polarization layer. The micro coating layer is disposed to cover a plurality of wiring lines on the bending area. In this case, at least a part of the side of the adhesive layer adjacent to the bending area is located inside more than a side of the polarization layer adjacent to the bending area.Type: GrantFiled: November 20, 2017Date of Patent: November 17, 2020Assignee: LG Display Co., Ltd.Inventors: HyunKyung Lee, DongWook Choi, GiJung Jo
-
Patent number: 10811439Abstract: According to one embodiment, a display device includes a switching element including a drain electrode, a first insulating film including a first through-hole penetrated to the drain electrode, and being formed of an organic insulating material, a first connection electrode which is in contact with the drain electrode at the first through-hole, and is formed of a metal material, a second insulating film which is located on the first insulating film, is formed of an organic insulating material, and includes a second through-hole penetrated to the first connection electrode, and a pixel electrode electrically connected to the first connection electrode.Type: GrantFiled: November 6, 2018Date of Patent: October 20, 2020Assignee: Japan Display Inc.Inventors: Motoharu Miyamoto, Yoshinori Aoki
-
Patent number: 10804364Abstract: A tunable breakdown voltage RF MESFET and/or MOSFET and methods of manufacture are disclosed. The method includes forming a first line and a second line on an underlying gate dielectric material. The second line has a width tuned to a breakdown voltage. The method further includes forming sidewall spacers on sidewalls of the first and second line such that the space between first and second line is pinched-off by the dielectric spacers. The method further includes forming source and drain regions adjacent outer edges of the first line and the second line, and removing at least the second line to form an opening between the sidewall spacers of the second line and to expose the underlying gate dielectric material. The method further includes depositing a layer of material on the underlying gate dielectric material within the opening, and forming contacts to a gate structure and the source and drain regions.Type: GrantFiled: July 10, 2018Date of Patent: October 13, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Vibhor Jain, Qizhi Liu, John J. Pekarik
-
Patent number: 10795324Abstract: A controlling and monitoring control application associated with one or more work operations of one or more utility devices is disclosed. The controller is programmed for controlling one or more external work operations associated with one or more utility devices. An I/O board is connected in communication with the primary controller having a module with a plurality of device-specific control applications associated with one or more device-specific work operations. The housing of the controller includes one or more cable access points for plugging a cable into the controller. The cable access points are sealed to prevent water from entering into the housing. A mounting bracket assembly provides flexibility for mounting the controller at various orientations and/or positions. The controller also includes a DC control circuit for controlling backlight luminance over the entire dimming ratio.Type: GrantFiled: January 7, 2016Date of Patent: October 6, 2020Assignee: Ecolab USA Inc.Inventors: Christopher D. Diller, Louis M. Holzman, Ronald B. Howes, Stephen X. Skaff, Quang Van Dao, Christopher A. Buck
-
Patent number: 10790271Abstract: A method for manufacturing a semiconductor device includes forming a first field-effect transistor (FET) on a substrate, the first FET comprising a first plurality of channel regions extending in a first direction, and stacking a second FET on the first FET, the second FET comprising a second plurality of channel regions extending in a second direction perpendicular to the first direction, wherein the first FET comprises a first gate region extending in the second direction across the first plurality of channel regions, and the second FET comprises a second gate region extending in the first direction across the second plurality of channel regions.Type: GrantFiled: April 17, 2018Date of Patent: September 29, 2020Assignee: International Business Machines CorporationInventors: Zheng Xu, Chen Zhang, Ruqiang Bao, Dongbing Shao
-
Patent number: 10790369Abstract: A tunable breakdown voltage RF MESFET and/or MOSFET and methods of manufacture are disclosed. The method includes forming a first line and a second line on an underlying gate dielectric material. The second line has a width tuned to a breakdown voltage. The method further includes forming sidewall spacers on sidewalls of the first and second line such that the space between first and second line is pinched-off by the dielectric spacers. The method further includes forming source and drain regions adjacent outer edges of the first line and the second line, and removing at least the second line to form an opening between the sidewall spacers of the second line and to expose the underlying gate dielectric material. The method further includes depositing a layer of material on the underlying gate dielectric material within the opening, and forming contacts to a gate structure and the source and drain regions.Type: GrantFiled: July 31, 2018Date of Patent: September 29, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Vibhor Jain, Qizhi Liu, John J. Pekarik
-
Patent number: 10770457Abstract: Embodiments are provided for a capacitive array including: a first row of alternating first fingers and second fingers formed in a first conductive layer, wherein each first and second finger has a uniform width in a first direction and a uniform length in a second direction perpendicular to the first direction, the first row of alternating first and second fingers include a same integer number of first fingers and second fingers, and the first and second fingers are interdigitated in the first direction; and a first compensation finger formed in the first conductive layer at an end of the first row of alternating first and second fingers nearest a first outer boundary of the capacitive array, the first compensation finger configured to have an opposite polarity as a neighboring finger on the end of the first row.Type: GrantFiled: November 6, 2018Date of Patent: September 8, 2020Assignee: NXP USA, Inc.Inventors: Robert S. Jones, III, Xiankun Jin
-
Patent number: 10770557Abstract: A tunable breakdown voltage RF MESFET and/or MOSFET and methods of manufacture are disclosed. The method includes forming a first line and a second line on an underlying gate dielectric material. The second line has a width tuned to a breakdown voltage. The method further includes forming sidewall spacers on sidewalls of the first and second line such that the space between first and second line is pinched-off by the dielectric spacers. The method further includes forming source and drain regions adjacent outer edges of the first line and the second line, and removing at least the second line to form an opening between the sidewall spacers of the second line and to expose the underlying gate dielectric material. The method further includes depositing a layer of material on the underlying gate dielectric material within the opening, and forming contacts to a gate structure and the source and drain regions.Type: GrantFiled: May 17, 2018Date of Patent: September 8, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Vibhor Jain, Qizhi Liu, John J. Pekarik
-
Patent number: 10748930Abstract: A ferroelectric memory device may include a semiconductor substrate, a plurality of ferroelectric layers, a source, a drain and a gate. The semiconductor substrate may have a recess. The ferroelectric layers may be formed in the recess. The source may be arranged at a first side of the recess. The drain may be arranged at a second side of the recess opposite to the first side. The gate may be arranged on the ferroelectric layers. The ferroelectric layers may be polarized by different electric fields.Type: GrantFiled: March 9, 2018Date of Patent: August 18, 2020Assignee: SK hynix Inc.Inventors: Se Hun Kang, Deok Sin Kil
-
Patent number: 10741499Abstract: A system-level packaging method includes providing a packaging substrate having a first functional surface and a second surface with wiring arrangement within the packaging substrate and between the first functional surface and the second surface. The method also includes forming at least two package layers on the first functional surface of the packaging substrate, wherein each package layer is formed by subsequently forming a mounting layer, a sealant layer, and a wiring layer. Further, the method includes forming a top sealant layer and planting connection balls on the second functional surface of the packaging substrate.Type: GrantFiled: November 28, 2016Date of Patent: August 11, 2020Assignee: TONGFU MICROELECTRONICS CO., LTD.Inventors: Yujuan Tao, Lei Shi, Honghui Wang
-
Patent number: 10734392Abstract: A non-volatile memory device may include a semiconductor substrate, a ferroelectric layer, a source, a drain, a gate and a channel region. The semiconductor substrate may have a recess. The ferroelectric layer may be formed in the recess. The source may be arranged at a first side of the recess. The drain may be arranged at a second side of the recess opposite to the first side. The gate may be arranged on the ferroelectric layers. The channel region may be formed on the recess between the source and the drain.Type: GrantFiled: November 21, 2018Date of Patent: August 4, 2020Assignee: SK hynix Inc.Inventors: Se Hun Kang, Deok Sin Kil
-
Patent number: 10727068Abstract: Semiconductor structures and methods for forming the same are provided. The method includes forming a dummy gate structure and forming a spacer on a lower portion of a sidewall of the dummy gate structure and exposing an upper portion of the sidewall of the dummy gate structure. The method further includes forming a dielectric layer covering the upper portion of the sidewall of the dummy gate structure exposed by the spacer and removing the dummy gate structure to form a tube-shaped trench. The method further includes removing a portion of the dielectric layer to form a cone-shaped trench and forming a gate structure in a bottom portion of the tube-shaped trench. The method further includes forming a hard mask structure in the cone-shaped trench and an upper portion of the tube-shaped trench, and an interface between the hard mask structure and the dielectric layer overlaps the spacer.Type: GrantFiled: October 8, 2019Date of Patent: July 28, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Hsin-Ying Lin, Mei-Yun Wang, Hsien-Cheng Wang, Fu-Kai Yang, Shih-Wen Liu, Hsiao-Chiu Hsu
-
Patent number: 10700025Abstract: A method embodiment includes forming a sacrificial film layer over a top surface of a die, the die having a contact pad at the top surface. The die is attached to a carrier, and a molding compound is formed over the die and the sacrificial film layer. The molding compound extends along sidewalls of the die. The sacrificial film layer is exposed. The contact pad is exposed by removing at least a portion of the sacrificial film layer. A first polymer layer is formed over the die, and a redistribution layer (RDL) is formed over the die and electrically connects to the contact pad.Type: GrantFiled: June 8, 2016Date of Patent: June 30, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Yen-Chang Hu, Ching-Wen Hsiao, Mirng-Ji Lii, Chung-Shi Liu, Chien Ling Hwang, Chih-Wei Lin, Chen-Shien Chen
-
Patent number: 10699955Abstract: In one aspect, a method of forming a local interconnect structure includes the steps of: forming a BOX SOI wafer having a fully depleted seed layer between a first BOX layer and a second BOX layer, and an active layer over the second BOX layer; forming at least one STI region in the active layer having an STI oxide; forming at least one trench that extends through the STI oxide and the second BOX layer down to the seed layer, wherein the trench has a footprint and a location such that a portion of the STI oxide remains lining sidewalls of the trench; and growing an epitaxial material in the trench using the seed layer as a template for the growth, wherein the epitaxial material is doped and serves as the local interconnect structure which is buried in the double BOX SOI wafer.Type: GrantFiled: July 26, 2018Date of Patent: June 30, 2020Assignee: ELPIS TECHNOLOGIES INC.Inventors: Josephine B. Chang, Michael A. Guillorn, Isaac Lauer, Jeffrey W. Sleight
-
Patent number: 10693013Abstract: A minute transistor with low parasitic capacitance, high frequency characteristics, favorable electrical characteristics, stable electrical characteristics, and low off-state current is provided. A semiconductor device includes a semiconductor over a substrate, a source and a drain over the semiconductor, a first insulator over the source and the drain, a second insulator over the semiconductor, a third insulator in contact with a side surface of the first insulator and over the second insulator, and a gate over the third insulator. The semiconductor includes a first region overlapping with the source, a second region overlapping with the drain, and a third region overlapping with the gate. The length between a top surface of the third region of the semiconductor and a bottom surface of the gate is longer than the length between the first region and the third region.Type: GrantFiled: April 5, 2016Date of Patent: June 23, 2020Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Satoshi Toriumi, Takashi Hamada, Tetsunori Maruyama, Yuki Imoto, Yuji Asano, Ryunosuke Honda, Shunpei Yamazaki
-
Patent number: 10680074Abstract: A tunable breakdown voltage RF MESFET and/or MOSFET and methods of manufacture are disclosed. The method includes forming a first line and a second line on an underlying gate dielectric material. The second line has a width tuned to a breakdown voltage. The method further includes forming sidewall spacers on sidewalls of the first and second line such that the space between first and second line is pinched-off by the dielectric spacers. The method further includes forming source and drain regions adjacent outer edges of the first line and the second line, and removing at least the second line to form an opening between the sidewall spacers of the second line and to expose the underlying gate dielectric material. The method further includes depositing a layer of material on the underlying gate dielectric material within the opening, and forming contacts to a gate structure and the source and drain regions.Type: GrantFiled: April 3, 2018Date of Patent: June 9, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Vibhor Jain, Qizhi Liu, John J. Pekarik
-
Patent number: 10665811Abstract: An electroluminescent display device which may improve display quality is discussed. The electroluminescent display device includes a substrate in which a plurality of pixel areas are defined, a first electrode arranged in each pixel area, a light emitting layer on the first electrode within the pixel area, and a second electrode on the light emitting layer. Particularly, a step difference portion is arranged at an edge of the pixel area, and is partially or fully be filled with the light emitting layer. Film uniformity of the light emitting layer within the pixel area may be improved by arrangement of the step difference portion.Type: GrantFiled: December 14, 2017Date of Patent: May 26, 2020Assignee: LG DISPLAY CO., LTD.Inventors: KyoungJin Park, Hanhee Kim, KiSoub Yang, HongMyeong Jeon, SungGoo Jung