Patents Examined by W. David Coleman
-
Patent number: 7911007Abstract: A semiconductor device including a silicon substrate and a field effect transistor including a gate insulating film on the silicon substrate, a gate electrode on the gate insulating film, and source/drain regions formed in the substrate on opposite sides of the gate electrode, wherein the gate electrode includes a silicide layer containing an Ni3Si crystal phase, at least in a portion of the gate electrode, the portion including a lower surface thereof, and the transistor includes an adhesion layer containing a metal oxide component, between the gate insulating film and the gate electrode.Type: GrantFiled: May 18, 2007Date of Patent: March 22, 2011Assignee: NEC CorporationInventor: Kensuke Takahashi
-
Patent number: 7910480Abstract: Disclosed herein is a method for insulating wires of a semiconductor device. One embodiment of the method includes forming first bit line stacks over a cell region of a semiconductor substrate and second bit line stacks over a peripheral region of the semiconductor substrate, and forming a Spin On Dielectric (SOD) layer to fill between the first and second bit line stacks. The method also includes etching back the SOD layer to expose upper side portions of the first and second bit line stacks, selectively removing a portion of the SOD layer present on the peripheral region, and depositing a High Density Plasma (HDP) insulation layer to cover a portion of the SOD layer present on the cell region, and to fill between the second bit line stacks present on the peripheral region.Type: GrantFiled: June 25, 2009Date of Patent: March 22, 2011Assignee: Hynix Semiconductor Inc.Inventor: Byung Soo Eun
-
Patent number: 7910960Abstract: In a semiconductor integrated circuit device, testing pads (209b) using a conductive layer, such as relocation wiring layers (205) are provided just above or in the neighborhood of terminals like bonding pads (202b) used only for probe inspection at which bump electrodes (208) are not provided. Similar testing pads may be provided even with respect to terminals like bonding pads provided with bump electrodes. A probe test is executed by using these testing pads or under the combined use of under bump metallurgies antecedent to the formation of the bump electrodes together with the testing pads. According to the above, bump electrodes for pads dedicated for probe testing may not be added owing to the use of the testing pads. Further, the use of testing pads provided in the neighborhood of the terminals like the bonding pads and smaller in size than the under bump metallurgies enables a probe test to be executed after a relocation wiring process.Type: GrantFiled: April 30, 2009Date of Patent: March 22, 2011Assignee: Renesas Electronics CorporationInventors: Asao Nishimura, Syouji Syukuri, Gorou Kitsukawa, Toshio Miyamoto
-
Patent number: 7910922Abstract: In a semiconductor integrated circuit device, testing pads (209b) using a conductive layer, such as relocation wiring layers (205) are provided just above or in the neighborhood of terminals like bonding pads (202b) used only for probe inspection at which bump electrodes (208) are not provided. Similar testing pads may be provided even with respect to terminals like bonding pads provided with bump electrodes. A probe test is executed by using these testing pads or under the combined use of under bump metallurgies antecedent to the formation of the bump electrodes together with the testing pads. According to the above, bump electrodes for pads dedicated for probe testing may not be added owing to the use of the testing pads. Further, the use of testing pads provided in the neighborhood of the terminals like the bonding pads and smaller in size than the under bump metallurgies enables a probe test to be executed after a relocation wiring process.Type: GrantFiled: August 11, 2010Date of Patent: March 22, 2011Assignee: Renesas Electronics CorporationInventors: Asao Nishimura, Syouji Syukuri, Gorou Kitsukawa, Toshio Miyamoto
-
Patent number: 7906411Abstract: Deposited layers are advantageously obtained by utilizing a specific hydride vapor phase epitaxy deposition procedure. In this procedure, a vertical growth cell structure with extended diffusion layer, a homogenising diaphragm, sidewall purging gases, anal independent gas and substrate heaters is used for the deposition of III-V and VI compound semiconductors. This gas flow is uniformly mixed through the extended diffusion layer and directed so that it contacts the full surface of the substrate to produce high quality and uniform films. Exemplary of such gas flow configurations are the positioning of a substrate at a distance from the gas outlets to allow the extended diffusion and a diaphragm placed in a short distance above the substrate to minimize the impact of the convection effect and to improve the uniformity. This symmetrical configuration allows easy scale up from a single wafer to multi-wafer system.Type: GrantFiled: June 27, 2005Date of Patent: March 15, 2011Assignee: Nanogan LimitedInventors: Wang Nang Wang, Sergey Igorevich Stepanov
-
Patent number: 7892880Abstract: A method of manufacturing a photo-detector array device integrated with a read-out integrated circuit (ROIC) monolithically integrated for a laser-radar image signal. A detector array device, a photodiode and control devices for selecting and outputting a laser-radar image signal are simultaneously formed on an InP substrate. In addition, after the photodiode and the control devices are simultaneously formed on the InP substrate, the photodiode and the control devices are electrically separated from each other using a polyamide, whereby a PN junction surface of the photodiode is buried to reduce surface leakage current and improve electrical reliability, and the structure of the control devices can be simplified to improve image signal reception characteristics.Type: GrantFiled: March 16, 2010Date of Patent: February 22, 2011Assignee: Electronics and Telecommunications Research InstituteInventors: Eun Soo Nam, Myoung Sook Oh, Ho Young Kim, Young Jun Chong, Hyun Kyu Yu
-
Patent number: 7888753Abstract: Techniques for ultra-sensitive detection are provided. In one aspect, a detection device is provided. The detection device comprises a source; a drain; a nanowire comprising a semiconductor material having a first end clamped to the source and a second end clamped to the drain and suspended freely therebetween; and a gate in close proximity to the nanowire.Type: GrantFiled: July 31, 2006Date of Patent: February 15, 2011Assignee: International Business Machines CorporationInventors: Ali Afzali-Ardakani, Sudhir Gowda, Supratik Guha, Hendrik F. Hamann, Emanuel Tutuc
-
Patent number: 7884488Abstract: A structure and method of forming low cost bond pads is described. In one embodiment, the invention includes depositing an insulating layer over a last metal line of a substrate and forming an opening in the insulating layer. A colloid is printed over the insulating layer and fills the opening in the insulating layer. A conductive via and bond pads are formed by heating the colloid.Type: GrantFiled: May 1, 2008Date of Patent: February 8, 2011Assignee: Qimonda AGInventor: Harry Hedler
-
Patent number: 7879675Abstract: A semiconductor device comprising a gate electrode formed on a gate dielectric layer formed on a semiconductor film. A pair of source/drain regions are formed adjacent the channel region on opposite sides of the gate electrode. The source and drain regions each comprise a semiconductor portion adjacent to and in contact with the semiconductor channel and a metal portion adjacent to and in contact with the semiconductor portion.Type: GrantFiled: May 2, 2008Date of Patent: February 1, 2011Assignee: Intel CorporationInventors: Marko Radosavljevic, Suman Datta, Brian S. Doyle, Jack Kavalieros, Justin K. Brask, Mark L. Doczy, Amian Majumdar, Robert S. Chau
-
Patent number: 7875534Abstract: A method of forming a semiconductor structure includes providing a substrate; forming a buffer/nucleation layer over the substrate; forming a group-III nitride (III-nitride) layer over the buffer/nucleation layer; and subjecting the III-nitride layer to a nitridation. The step of forming the III-nitride layer comprises metal organic chemical vapor deposition.Type: GrantFiled: August 13, 2008Date of Patent: January 25, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Chia-Lin Yu, Ding-Yuan Chen, Wen-Chih Chiou
-
Patent number: 7875552Abstract: Methods of forming an integrated circuit device include forming an interlayer dielectric layer on a first surface of a semiconductor substrate and then forming an interconnect hole that extends through the interlayer dielectric layer and into the semiconductor substrate. A first sidewall spacer layer is formed on a sidewall of the interconnect hole. The semiconductor substrate at a bottom of the interconnect hole is isotropically etched to define an undercut recess in the semiconductor substrate. This etching step is performed using the first sidewall spacer layer as an etching mask. The interconnect hole and the uncut recess are then filled with a through-via electrode. A second surface of the semiconductor substrate is removed for a sufficient duration to expose the uncut recess containing the through-via electrode.Type: GrantFiled: June 2, 2009Date of Patent: January 25, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Ho-Jin Lee, Kang-Wook Lee, Myeong-Soon Park, Ju-il Choi, Son-Kwan Hwang
-
Patent number: 7871936Abstract: A reduction in contaminating impurities in a TFT, and a TFT which is reliable, is obtained in a semiconductor device which uses the TFT. By removing contaminating impurities residing in a film interface of the TFT using a solution containing fluorine, a reliable TFT can be obtained.Type: GrantFiled: July 16, 2008Date of Patent: January 18, 2011Assignee: Semiconductor Energy laboratory Co., Ltd.Inventors: Masaya Kadono, Shunpei Yamazaki, Yukio Yamauchi, Hidehito Kitakado
-
Patent number: 7863608Abstract: The present invention discloses a high-efficiency lighting device and a method for fabricating the same. The method of the present invention comprises steps: providing an insulation substrate and sequentially forming an electrode layer and a seed layer on the insulation layer; forming a plurality of zinc oxide micro and nano structures and a plurality of first insulation units on the seed layer, wherein each zinc oxide micro and nano structure is arranged between two neighboring first insulation units; forming a nitride layer on the side wall of each zinc oxide micro and nano structure; and forming an electrode layer on each nitride layer. The present invention achieves a high-efficiency lighting device via growing nitride layers on the side walls of zinc oxide micro and nano structures. Further, the present invention can reduce the fabrication cost.Type: GrantFiled: March 23, 2009Date of Patent: January 4, 2011Assignee: National Taiwan UniversityInventors: Ching-Fuh Lin, Cha-Hsin Chao
-
Patent number: 7863189Abstract: Methods are provided for fabricating silicon carriers with conductive through-vias that allow high-yield manufacture of silicon carrier with low defect density. In particular, methods are provided which enable fabrication of silicon carries with via diameters such as 1 to 10 microns in diameter for a vertical thickness of less than 10 micrometers to greater than 300 micrometers, which are capable robust to thermal-mechanical stresses during production to significantly minimize the thermal mechanical movement at the via sidewall interface between the silicon, insulator, liner and conductor materials.Type: GrantFiled: January 5, 2007Date of Patent: January 4, 2011Assignee: International Business Machines CorporationInventors: Veeraraghaven S. Basker, John Michael Cotte, Hariklia Deligianni, John Ulrich Knickerbocker, Keith T. Kwietniak
-
Patent number: 7863122Abstract: A finFET structure and a method of fabricating the finFET structure. The method includes: forming a silicon fin on a top surface of a silicon substrate; forming a gate dielectric on opposite sidewalls of the fin; forming a gate electrode over a channel region of the fin, the gate electrode in direct physical contact with the gate dielectric layer on the opposite sidewalls of the fin; forming a first source/drain in the fin on a first side of the channel region and forming a second source/drain in the fin on a second side of the channel region; removing a portion of the substrate from under at least a portion of the first and second source/drains to create a void; and filling the void with a dielectric material. The structure includes a body contact between the silicon body of the finFET and the substrate.Type: GrantFiled: June 5, 2008Date of Patent: January 4, 2011Assignee: International Business Machines CorporationInventors: Roger Allen Booth, Jr., William Paul Hovis, Jack Allan Mandelman
-
Patent number: 7863693Abstract: Embodiments of the present invention provide a method of forming a conductive stud contacting a semiconductor device. The method includes forming a protective layer covering the semiconductor device; selectively etching an opening down through the protective layer reaching a contact area of the semiconductor device, the opening being away from a protected area of the semiconductor device; and filling the opening with a conductive material to form the conductive stud. One embodiment may further include forming a dielectric liner directly on top of the semiconductor device, and forming the protective layer on top of the dielectric liner. Embodiments of the present invention also provide a semiconductor device made thereof.Type: GrantFiled: January 14, 2008Date of Patent: January 4, 2011Assignees: International Business Machines Corporation, Infineon Technologies North America Corp.Inventors: Thomas W. Dyer, Sunfei Fang, Jiang Yan
-
Patent number: 7863138Abstract: A method of forming a microelectronic device includes forming a groove structure having opposing sidewalls and a surface therebetween on a substrate to define a nano line arrangement region. The nano line arrangement region has a predetermined width and a predetermined length greater than the width. At least one nano line is formed in the nano line arrangement region extending substantially along the length thereof and coupled to the surface of the groove structure to define a nano line structure. Related devices are also discussed.Type: GrantFiled: September 11, 2007Date of Patent: January 4, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: ZongLiang Huo, Subramanya Mayya, Xiaofeng Wang, In-Seok Yeo
-
Patent number: 7858406Abstract: Semiconductor device test structures and methods are disclosed. In a preferred embodiment, a test structure includes a feed line disposed in a first conductive material layer, and a stress line disposed in the first conductive material layer proximate the feed line yet spaced apart from the feed line. The stress line is coupled to the feed line by a conductive feature disposed in at least one second conductive material layer proximate the first conductive material layer.Type: GrantFiled: February 6, 2007Date of Patent: December 28, 2010Assignee: Infineon Technologies AGInventors: Wolfgang Walter, Klaus Koller
-
Patent number: 7858486Abstract: The invention includes methods and integrated circuitry. Pillars project outwardly from openings in a first material over individual capacitor storage node locations. Insulative material is deposited over the first material laterally about sidewalls of the projecting pillars, and is anisotropically etched effective to expose underlying first material and leave electrically insulative material received laterally about the sidewalls of the projecting pillars. Openings are formed within a second material to the pillars. The pillars are etched from the substrate through the openings in the second material, and individual capacitor electrodes are formed within the openings in electrical connection with the storage node locations. The individual capacitor electrodes have the anisotropically etched insulative material received laterally about their outer sidewalls. The individual capacitor electrodes are incorporated into a plurality of capacitors. Other implementations and aspects are contemplated.Type: GrantFiled: April 8, 2009Date of Patent: December 28, 2010Assignee: Micron Technology, Inc.Inventor: H. Montgomery Manning
-
Patent number: 7858480Abstract: A semiconductor device according to one embodiment includes: a semiconductor substrate comprising an element isolation region; two gate electrodes formed in substantially parallel on the semiconductor substrate via respective gate insulating films; two channel regions each formed in regions of the semiconductor substrate under the two gate electrodes; a source/drain region formed in a region of the semiconductor substrate sandwiching the two channel regions; a first stress film formed so as to cover the semiconductor substrate and the two gate electrodes; and a second stress film formed in at least a portion of a void, the void being formed in a region between the two gate electrodes.Type: GrantFiled: February 20, 2009Date of Patent: December 28, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Hiroyuki Yamasaki