Patents Examined by Wael Fahmy
-
Patent number: 8450145Abstract: A first opening and a second opening are formed at the same time over a first metal wiring and a second metal wiring, respectively which are provided as the same layer on a substrate on which a transistor for selecting a memory cell is formed. Then, a variable resistor and an upper electrode are deposited on a whole surface so as to completely fill the first opening with the upper electrode but not to completely fill the second opening with it. Thereafter, a variable resistive element is formed in the first opening and a via hole to connect to the third metal wiring (bit line), in the second opening, at the same time, by performing back-etching until a surface of the second metal wiring is exposed at a bottom of the second opening.Type: GrantFiled: November 4, 2010Date of Patent: May 28, 2013Assignee: Sharp Kabushiki KaishaInventor: Yushi Inoue
-
Patent number: 8436343Abstract: An organic EL device includes: an anode (3); a cathode (4); and an organic thin-film layer (5) provided between the anode (3) and the cathode (4). The organic thin-film layer (5) includes: a fluorescent-emitting layer (51) containing a fluorescent host and a blue fluorescent dopant; a red phosphorescent-emitting layer (52) containing a red phosphorescent host and a red phosphorescent dopant; and a green phosphorescent-emitting layer (53) containing a green phosphorescent host and a green phosphorescent dopant. The red phosphorescent dopant emits light mainly by receiving transfer of triplet energy from the fluorescent host. The green phosphorescent dopant emits light mainly by recombination of charges within the green phosphorescent-emitting layer.Type: GrantFiled: July 4, 2008Date of Patent: May 7, 2013Assignee: Idemitsu Kosan Co., Ltd.Inventors: Kazuki Nishimura, Toshihiro Iwakuma, Masahiro Kawamura, Kenichi Fukuoka, Chishio Hosokawa
-
Patent number: 8436363Abstract: Embodiments relate to semiconductor structures and methods of forming them. In some embodiments, the methods may be used to fabricate a semiconductor substrate by forming a weakened zone in a donor structure at a predetermined depth to define a transfer layer between an attachment surface and the weakened zone and a residual donor structure between the weakened zone and a surface opposite the attachment surface. A metallic layer is formed on the attachment surface and provides an ohmic contact between the metallic layer and the transfer layer, a matched Coefficient of Thermal Expansion (CTE) for the metallic layer that closely matches a CTE of the transfer layer, and sufficient stiffness to provide structural support to the transfer layer. The transfer layer is separated from the donor structure at the weakened zone to form a composite substrate comprising the transfer layer the metallic layer.Type: GrantFiled: February 3, 2011Date of Patent: May 7, 2013Assignee: SoitecInventors: Christiaan J. Werkhoven, Chantal Arena
-
Patent number: 8426247Abstract: A method of connecting chips to chip carriers, ceramic packages, etc. (package substrates) forms smaller than usual first solder balls and polymer pillars on the surface of a semiconductor chip and applies adhesive to the distal ends of the polymer pillars. The method also forms second solder balls, which are similar in size to the first solder balls, on the corresponding surface of the package substrate to which the chip will be attached. Then, the method positions the surface of the semiconductor chip next to the corresponding surface of the package substrate. The adhesive bonds the distal ends of the polymer pillars to the corresponding surface of the package substrate. The method heats the first solder balls and the second solder balls to join the first solder balls and the second solder balls into solder pillars.Type: GrantFiled: May 4, 2012Date of Patent: April 23, 2013Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Jeffrey P. Gambino, Christopher D. Muzzy, Wolfgang Sauter, Timothy D. Sullivan
-
Patent number: 8420458Abstract: A semiconductor device has a planarizing layer that is made of an inorganic film, and has a recessed portion formed in a region thereof in which a conductive film is disposed. A first contact hole penetrating through at least an interlayer insulating film is formed on a first wiring layer, while a second contact hole penetrating through at least the interlayer insulating film is formed on the conductive film so as to run through the inside of the recessed portion.Type: GrantFiled: November 25, 2009Date of Patent: April 16, 2013Assignee: Sharp Kabushiki KaishaInventors: Makoto Nakazawa, Mitsunobu Miyamoto
-
Patent number: 8405146Abstract: A component arrangement including a MOS transistor having a field electrode is disclosed. One embodiment includes a gate electrode, a drift zone and a field electrode, arranged adjacent to the drift zone and dielectrically insulated from the drift zone by a dielectric layer a charging circuit, having a rectifier element connected between the gate electrode and the field electrode.Type: GrantFiled: May 4, 2010Date of Patent: March 26, 2013Assignee: Infineon Technologies Austria AGInventors: Armin Willmeroth, Franz Hirler
-
Patent number: 8395254Abstract: An integrated circuit package system includes providing a substrate having an integrated circuit, attaching a heatspreader having a force control protrusion on the substrate, and forming an encapsulant over the heatspreader and the integrated circuit.Type: GrantFiled: March 30, 2006Date of Patent: March 12, 2013Assignee: STATS Chippac Ltd.Inventors: Emmanuel Espiritu, Dario S. Filoteo, Jr., Leo A. Merilo, Philip Lyndon Cablao, Rachel Layda Abinan, Allan Ilagan
-
Patent number: 8390068Abstract: A silicon control rectifier and an electrostatic discharge protection device of an integrated circuit including the silicon control rectifier. The silicon control rectifier includes a silicon body formed in a silicon layer in direct physical contact with a buried oxide layer of a silicon-on-insulator substrate, a top surface of the silicon layer defining a horizontal plane; and an anode of the silicon control rectifier formed in a first region of the silicon body and a cathode of the silicon control rectifier formed in an opposite second region of the silicon body, wherein a path of current flow between the anode and the cathode is only in a single horizontal direction parallel to the horizontal plane.Type: GrantFiled: January 30, 2012Date of Patent: March 5, 2013Assignee: International Business Machines CorporationInventors: Robert J. Gauthier, Jr., Junjun Li, Souvick Mitra, Mahmoud A. Mousa, Christopher Stephen Putnam
-
Patent number: 8383483Abstract: The present invention relates to complementary metal-oxide-semiconductor (CMOS) circuits that each contains at least a first and a second gate stacks. The first gate stack is located over a first device region (e.g., an n-FET device region) in a semiconductor substrate and comprises at least, from bottom to top, a gate dielectric layer, a metallic gate conductor, and a silicon-containing gate conductor. The second gate stack is located over a second device region (e.g., a p-FET device region) in the semiconductor substrate and comprises at least, from bottom to top, a gate dielectric layer and a silicon-containing gate conductor. The first and second gate stacks can be formed over the semiconductor substrate in an integrated manner by various methods of the present invention.Type: GrantFiled: August 14, 2009Date of Patent: February 26, 2013Assignee: International Business Machines CorporationInventors: John C. Arnold, Glenn A. Biery, Alessandro C. Callegari, Tze-Chiang Chen, Michael P. Chudzik, Bruce B. Doris, Michael A. Gribelyuk, Young-Hee Kim, Barry P. Linder, Vijay Narayanan, Joseph S. Newbury, Vamsi K. Paruchuri, Michelle L. Steen
-
Patent number: 8377781Abstract: The present invention is directed to a transistor with an asymmetric silicon germanium source region, and various methods of making same. In one illustrative embodiment, the transistor includes a gate electrode formed above a semiconducting substrate comprised of silicon, a doped source region comprising a region of epitaxially grown silicon that is doped with germanium formed in the semiconducting substrate and a doped drain region formed in the semiconducting substrate.Type: GrantFiled: September 12, 2011Date of Patent: February 19, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Jian Chen, James F. Buller, Akif Sultan
-
Patent number: 8378380Abstract: Provided are a nitride semiconductor light-emitting device and a method for manufacturing the same, capable of improving light emitting efficiency by forming a reflection layer on a lateral side of an LED chip. An embodiment provides a nitride semiconductor light-emitting device includes a light-emitting device chip and a reflection layer. The reflection layer is formed on a lateral side of the light-emitting device chip.Type: GrantFiled: March 2, 2007Date of Patent: February 19, 2013Assignee: LG Innotek Co., Ltd.Inventor: Tae Yun Kim
-
Patent number: 8378404Abstract: A semiconductor structure of a display device and the method for fabricating the same are provided. The semiconductor structure is formed on a substrate having a TFT region and a pixel capacitor region thereon. A TFT, including a gate electrode, a source electrode, a drain electrode, a channel layer, and a gate insulating layer, is formed on the TFT region of the substrate. A pixel capacitor is formed on the pixel capacitor region, wherein the pixel capacitor comprises a bottom electrode formed on a bottom dielectric layer, an interlayer dielectric layer formed on the bottom electrode, a top electrode formed on the interlayer dielectric layer, a contact plug passing through the interlayer dielectric layer and electrically connected to the top and bottom electrodes, a capacitor dielectric layer formed on the top electrode, a transparent electrode formed on the capacitor dielectric layer and electrically connected to the drain electrode.Type: GrantFiled: May 15, 2012Date of Patent: February 19, 2013Assignee: AU Optronics Corp.Inventor: Yu-Cheng Chen
-
Patent number: 8373244Abstract: By forming thermocouples in a contact structure of a semiconductor device, respective extension lines of the thermocouples may be routed to any desired location within the die, without consuming valuable semiconductor area in the device layer. Thus, an appropriate network of measurement points of interest may be provided, while at the same time allowing the application of well-established process techniques and materials. Hence, temperature-dependent signals may be obtained from hot spots substantially without being affected by design constraints in the device layer.Type: GrantFiled: July 8, 2008Date of Patent: February 12, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Anthony Mowry, Casey Scott, Roman Boschke
-
Patent number: 8368071Abstract: A semiconductor device and a method for preparing the same that can solve crack of a semiconductor film, capacitance electrodes and the like due to stress when forming a source electrode and a drain electrode in a semiconductor device having a thin film transistor and a holding capacitance with three or more capacitance electrodes is provided. Before forming the source electrode and the drain electrode, a crystalline silicon film for relaxing the stress is formed, then a contact hole connecting to the semiconductor film of the thin film transistor is opened, and a metal film to be the source electrode and the drain electrode is formed.Type: GrantFiled: March 9, 2007Date of Patent: February 5, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Akira Ishikawa
-
Patent number: 8362565Abstract: A semiconductor device includes: a semiconductor layer; an element isolation region formed in the semiconductor layer for separation between a memory element part and a logic element part; first and second field-effect transistors formed in the memory element part and having first and second gate electrodes on a first surface side of the semiconductor layer and a second surface side opposite to the first surface, respectively, and having a source and drain region in common with each other; a third field-effect transistor formed in the logic element part and having a third gate electrode on the second surface side; and first and second insulating films formed on the semiconductor layer to cover the first field-effect transistor and the second and third field-effect transistors, respectively. The first field-effect transistor and the second field-effect transistor are fully-depleted field-effect transistors. The first gate electrode and the second gate electrode are electrically connected.Type: GrantFiled: December 3, 2009Date of Patent: January 29, 2013Assignee: Sony CorporationInventor: Hideaki Kuroda
-
Patent number: 8348614Abstract: An airfoil suitable for use in a gas turbine engine having at least one feed passage at least in part defined along a feed axis which is at least perpendicular to a cavity axis to reduce dirt ingestion into a trailing edge passage.Type: GrantFiled: July 14, 2008Date of Patent: January 8, 2013Assignee: United Technologies CorporationInventors: Justin Piggush, William Abdel-Messeh
-
Patent number: 8334553Abstract: A thin-film transistor manufactured on a transparent substrate has a structure of a top gate type crystalline silicon thin-film transistor in which a light blocking film, a base layer, a crystalline silicon film, a gate insulating film, and a gate electrode film arranged not to overlap at least a channel region are sequentially formed on the transparent substrate. The channel region has channel length L, LDD regions having LDD length d on both sides of the channel region, a source region, and a drain region are formed in the crystalline silicon film. The light blocking film is divided across the channel region. Interval x between the divided light blocking films is equal to or larger than channel length L and equal to or smaller than a sum of channel length L and a double of LDD length d (L+2d), allowing low the manufacturing cost and suppressed photo leak current.Type: GrantFiled: February 14, 2011Date of Patent: December 18, 2012Assignee: NLT Technologies, Ltd.Inventors: Shigeru Mori, Takahiro Korenari, Hiroshi Tanabe
-
Patent number: 8334587Abstract: In at least one aspect, a semiconductor light emitting device may include a first lead, a second lead provided being apart from the first lead, a semiconductor light emitting element provided on the first lead, a wiring electrically connecting the semiconductor light emitting element and the second lead, a first resin being optically transparent to light from the semiconductor light emitting element, the first resin covering the semiconductor light emitting element, and a second resin provided on the first resin, the first lead and the second lead, and being optically transparent to light from the semiconductor light emitting element, wherein a part of the first lead which is covered with the second resin is symmetric with respect to a vertical line passing through the semiconductor light emitting element in a cross-sectional view cut along a plane, the plane passing the semiconductor light emitting element and being parallel with a direction to which the first lead is extended.Type: GrantFiled: April 6, 2007Date of Patent: December 18, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Kazuhiro Inoue, Haruhiko Okazaki, Hiroyuki Nakashima
-
Patent number: 8334568Abstract: A P type semiconductor substrate includes a P type body region, an N type drift region formed away from the P type body region in a direction parallel to a substrate surface, an N type drain region formed in a region separated by a field oxide film in the N type drift region so as to have a concentration higher than the N type drift region, an N type source region formed in the P type body region so as to have a concentration higher than the N type drift region. A P type buried diffusion region having a concentration higher than the N type drift region is formed of a plurality of parts each of which is connected to a part of the bottom surface of the P type body region and extends parallel to the substrate surface and its tip end reaches the inside of the drift region.Type: GrantFiled: November 4, 2010Date of Patent: December 18, 2012Assignee: Sharp Kabushiki KaishaInventors: Hisao Ichijo, Alberto Adan
-
Patent number: 8304779Abstract: The thin film transistor includes a gate insulating film formed over a gate electrode; a microcrystalline semiconductor film including an impurity element which serves as a donor, formed over the gate insulating film; a pair of buffer layers formed over the microcrystalline semiconductor film; a pair of semiconductor films to which an impurity element imparting one conductivity type is added, formed over the pair of buffer layers; and wirings formed over the pair of semiconductor films to which an impurity element imparting one conductivity type is added. The concentration of the impurity element which serves as a donor in the microcrystalline semiconductor film is decreased from the gate insulating film side toward the buffer layers, and the buffer layers do not include the impurity element which serves as a donor at a higher concentration than the detection limit of SIMS.Type: GrantFiled: October 27, 2008Date of Patent: November 6, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Yasuhiro Jinbo