Patents by Inventor Akio SUGAHARA
Akio SUGAHARA has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230066699Abstract: A memory system includes semiconductor memory devices and a control device. Each of the semiconductor memory devices includes a first pad to which a first signal is input, a second pad to which a second signal is input, a third pad to which a third signal is input, a memory cell array, a sense amplifier, and a data register. In a first mode, after the first signal is switched, a command set instructing a data out operation is input via the second pad. In a second mode, after the first signal is switched, the command is input via at least the third pad. The control device executes a first operation assigning different addresses to the respective semiconductor memory devices and a second operation causing the modes of the respective semiconductor memory devices to be switched from the first to the second mode.Type: ApplicationFiled: June 27, 2022Publication date: March 2, 2023Applicant: KIOXIA CORPORATIONInventors: Zhao LYU, Akio SUGAHARA, Takehisa KUROSAWA, Yuji NAGAI, Hisashi FUJIKAWA
-
Patent number: 11594278Abstract: According to one embodiment, a memory system includes n memory cells, each capable of storing j bits of data; and a controller. The controller is configured to write a first portion of each of first data to n-th data from among n×j data with consecutive logical addresses to the n memory cells one by one. The first data has a lowest logical address among the n×j pieces of data. The first data to the n-th data have ascending consecutive logical addresses. The controller is configured to write the first portion of one of the first to n-th data as a first bit of the j bits, and write the first portion of another one of the first to n-th data except said one of the first to n-th data as a second bit of the j bits.Type: GrantFiled: January 6, 2022Date of Patent: February 28, 2023Assignee: Kioxia CorporationInventors: Naomi Takeda, Masanobu Shirakawa, Akio Sugahara
-
Publication number: 20230052383Abstract: A semiconductor memory device according to an embodiment includes a plurality of planes including a plurality of blocks each being a set of memory cells, and a sequencer configured to execute a first operation and a second operation shorter than the first operation. Upon receiving a first command set that instructs execution of the first operation, the sequencer is configured to execute the first operation. Upon receiving a second command set that instructs execution of the second operation while the first operation is being executed, the sequencer is configured to suspend the first operation and execute the second operation or execute the second operation in parallel with the first operation, based on an address of a block that is a target of the first operation and an address of a block that is a target of the second operation.Type: ApplicationFiled: October 26, 2022Publication date: February 16, 2023Applicant: Kioxia CorporationInventors: Akio SUGAHARA, Akihiro IMAMOTO, Toshifumi WATANABE, Mami KAKOI, Kohei MASUDA, Masahiro YOSHIHARA, Naofumi ABIKO
-
Publication number: 20230039102Abstract: A memory system includes a memory device and a memory controller. The memory device includes a memory cell array configured to store data, a data input and output interface configured to receive a command, an address, and data to be written into the memory cell array from the memory controller, and to output data read from the memory cell array to the memory controller, and a control circuit configured to control the memory cell array to perform an operation in response to receipt of a command while a first control signal is being asserted by the memory controller and receipt of an address subsequent to the command while a second control signal is being asserted by the memory controller.Type: ApplicationFiled: October 18, 2022Publication date: February 9, 2023Applicant: Kioxia CorporationInventors: Akio SUGAHARA, Yuji NAGAI
-
Publication number: 20230022082Abstract: A semiconductor memory device includes: first pad transmitting and receiving first timing signal; second pad transmitting and receiving data signal in response to the first timing signal; third pad receiving second timing signal; fourth pad receiving control information in response to the second timing signal; memory cell array; sense amplifier connected to the memory cell array; first register connected to the sense amplifier; second register storing first control information; third register storing second control information; and control circuit executing data-out operation. The first control information is stored in the second register based on an input to the fourth pad in response to the second timing signal consisting of i cycles, and the second control information is stored in the third register based on an input to the fourth pad in response to the second timing signal consisting of j cycles.Type: ApplicationFiled: June 15, 2022Publication date: January 26, 2023Applicant: KIOXIA CORPORATIONInventors: Zhao LU, Yuji NAGAI, Akio SUGAHARA, Takehisa KUROSAWA, Masaru KOYANAGI
-
Patent number: 11532363Abstract: A semiconductor memory device according to an embodiment includes a plurality of planes including a plurality of blocks each being a set of memory cells, and a sequencer configured to execute a first operation, and a second operation shorter than the first operation. Upon receiving a first command set that instructs execution of the first operation, the sequencer is configured to execute the first operation. Upon receiving a second command set that instructs execution of the second operation while the first operation is being executed, the sequencer is configured to suspend the first operation and execute the second operation or execute the second operation in parallel with the first operation, based on an address of a block that is a target of the first operation and an address of a block that is a target of the second operation.Type: GrantFiled: March 15, 2021Date of Patent: December 20, 2022Assignee: KIOXIA CORPORATIONInventors: Akio Sugahara, Akihiro Imamoto, Toshifumi Watanabe, Mami Kakoi, Kohei Masuda, Masahiro Yoshihara, Naofumi Abiko
-
Patent number: 11507316Abstract: A memory device includes a memory cell array configured to store data, a control circuit configured to control the memory cell array in response to a command; and a receiver configured to be placed in an active state based on a first signal, a second signal, or an operation result of an address and the command, and be enabled to receive a command or data.Type: GrantFiled: November 6, 2020Date of Patent: November 22, 2022Assignee: KIOXIA CORPORATIONInventors: Akio Sugahara, Yuji Nagai
-
Publication number: 20220351760Abstract: In one embodiment, a semiconductor storage device includes a plurality of memory chips, at least one of the memory chips including a first controller configured to be shifted to a wait state of generating a peak current, before generating the peak current in accordance with a command. The device further includes a control chip including a second controller configured to search a state of the first controller and control, based on a result of searching the state of the first controller, whether or not to issue a cancel instruction for the wait state to the first controller that has been shifted to the wait state.Type: ApplicationFiled: July 14, 2022Publication date: November 3, 2022Applicant: KIOXIA CORPORATIONInventors: Akio SUGAHARA, Yoshikazu HARADA, Shoichiro HASHIMOTO
-
Publication number: 20220317932Abstract: A semiconductor memory device comprises: a first pad receiving a first signal; a second pad receiving a second signal; a first memory cell array; a first sense amplifier connected to the first memory cell array; a first data register connected to the first sense amplifier and configured to store user data read from the first memory cell array; and a control circuit configured to execute an operation targeting the first memory cell array. The first memory cell array comprises a plurality of first memory strings. The first memory strings each comprise a plurality of first memory cell transistors. In a first mode of this semiconductor memory device, a command set instructing the operation is inputted via the first pad. In a second mode of this semiconductor memory device, the command set is inputted via the second pad.Type: ApplicationFiled: September 2, 2021Publication date: October 6, 2022Applicant: Kioxia CorporationInventors: Akio SUGAHARA, Zhao LU, Takehisa KUROSAWA, Yuji NAGAI
-
Publication number: 20220284935Abstract: A semiconductor memory device according to an embodiment includes a first storage circuit. The first storage circuit is configured to store a first unique number uniquely assigned, and a first chip address having a bit number smaller than that of the first unique number and used to identify the semiconductor memory device from other semiconductor memory devices.Type: ApplicationFiled: May 20, 2022Publication date: September 8, 2022Applicant: Kioxia CorporationInventor: Akio SUGAHARA
-
Patent number: 11423961Abstract: In one embodiment, a semiconductor storage device includes a plurality of memory chips, at least one of the memory chips including a first controller configured to be shifted to a wait state of generating a peak current, before generating the peak current in accordance with a command. The device further includes a control chip including a second controller configured to search a state of the first controller and control, based on a result of searching the state of the first controller, whether or not to issue a cancel instruction for the wait state to the first controller that has been shifted to the wait state.Type: GrantFiled: March 16, 2021Date of Patent: August 23, 2022Assignee: Kioxia CorporationInventors: Akio Sugahara, Yoshikazu Harada, Shoichiro Hashimoto
-
Patent number: 11423958Abstract: According to one embodiment, a semiconductor memory device includes: a first plane PL0 including a first memory cell array 57A, and a first latch circuit 60A configured to store first read data read from the first memory cell array 57A; a second plane PL1 including a second memory cell array 57B, and a second latch circuit 60B configured to store second read data read from the second memory cell array 57B; and an I/O circuit 11 including a first FIFO circuit 14A configured to fetch the first read data from the first latch circuit 60A, and a second FIFO circuit 14B configured to fetch the second read data from the second latch circuit 60B.Type: GrantFiled: February 1, 2021Date of Patent: August 23, 2022Assignee: KIOXIA CORPORATIONInventor: Akio Sugahara
-
Publication number: 20220130469Abstract: A memory device includes a memory cell array, a voltage generation circuit generating one or more voltages supplied to the memory cell array, an input/output circuit receiving an address indicating a region in the memory cell array and a control circuit controlling operations of the memory cell array. The voltage generation circuit generates the voltages before a ready/busy signal changing from a ready state to a busy state.Type: ApplicationFiled: January 7, 2022Publication date: April 28, 2022Applicant: TOSHIBA MEMORY CORPORATIONInventors: Akio SUGAHARA, Takaya HANDA, Ryosuke ISOMURA, Kazuto UEHARA, Junichi SATO, Norichika ASAOKA, Masashi YAMAOKA, Bushnaq SANAD, Yuzuru SHIBAZAKI, Noriyasu KUMAZAKI, Yuri TERADA
-
Publication number: 20220130458Abstract: According to one embodiment, a memory system includes n memory cells, each capable of storing j bits of data; and a controller. The controller is configured to write a first portion of each of first data to n-th data from among n×j data with consecutive logical addresses to the n memory cells one by one. The first data has a lowest logical address among the n×j pieces of data. The first data to the n-th data have ascending consecutive logical addresses. The controller is configured to write the first portion of one of the first to n-th data as a first bit of the j bits, and write the first portion of another one of the first to n-th data except said one of the first to n-th data as a second bit of the j bits.Type: ApplicationFiled: January 6, 2022Publication date: April 28, 2022Applicant: Kioxia CorporationInventors: Naomi TAKEDA, Masanobu SHIRAKAWA, Akio SUGAHARA
-
Patent number: 11257551Abstract: A method of controlling a memory device includes receiving an address indicating a region in a memory cell array and generating one or more voltages supplied to the memory cell array in parallel with receiving the address.Type: GrantFiled: February 5, 2021Date of Patent: February 22, 2022Assignee: TOSHIBA MEMORY CORPORATIONInventors: Akio Sugahara, Takaya Handa, Ryosuke Isomura, Kazuto Uehara, Junichi Sato, Norichika Asaoka, Masashi Yamaoka, Bushnaq Sanad, Yuzuru Shibazaki, Noriyasu Kumazaki, Yuri Terada
-
Patent number: 11257541Abstract: According to one embodiment, a memory system includes n memory cells, each capable of storing j bits of data; and a controller. The controller is configured to write a first portion of each of first data to n-th data from among n×j data with consecutive logical addresses to the n memory cells one by one. The first data has a lowest logical address among the n×j pieces of data. The first data to the n-th data have ascending consecutive logical addresses. The controller is configured to write the first portion of one of the first to n-th data as a first bit of the j bits, and write the first portion of another one of the first to n-th data except said one of the first to n-th data as a second bit of the j bits.Type: GrantFiled: September 11, 2020Date of Patent: February 22, 2022Assignee: Kioxia CorporationInventors: Naomi Takeda, Masanobu Shirakawa, Akio Sugahara
-
Publication number: 20210373813Abstract: A semiconductor memory device includes first and second planes of memory cells, and a control circuit configured to perform a write operation on the memory cells to store first and second bits per memory cell, and to perform a first read operation using a first read voltage to read the first bits and a second read operation using second and third read voltages to read the second bits. In response to a first instruction, the control circuit performs the first and second read operations to read the first bits from the first plane and the second bits from the second plane, respectively. In response to a second read instruction, the control circuit performs the second and first read operations to read the second bits from the first plane and the first bits from the second plane, respectively.Type: ApplicationFiled: August 16, 2021Publication date: December 2, 2021Inventors: Akio SUGAHARA, Masahiro YOSHIHARA
-
Publication number: 20210335398Abstract: According to one embodiment, a semiconductor memory device includes: a first plane PL0 including a first memory cell array 57A, and a first latch circuit 60A configured to store first read data read from the first memory cell array 57A; a second plane PL1 including a second memory cell array 57B, and a second latch circuit 60B configured to store second read data read from the second memory cell array 57B; and an I/O circuit 11 including a first FIFO circuit 14A configured to fetch the first read data from the first latch circuit 60A, and a second FIFO circuit 14B configured to fetch the second read data from the second latch circuit 60B.Type: ApplicationFiled: February 1, 2021Publication date: October 28, 2021Applicant: Kioxia CorporationInventor: Akio SUGAHARA
-
Patent number: 11158382Abstract: A semiconductor storage device includes first and second planes each including a plurality of memory cells, an input/output circuit configured to receive data to be written in the memory cells from a controller, and a control circuit. The first plane includes a first sense amplifier circuit electrically connected to a first memory cell of the first plane and a first latch circuit connected in series between the input/output circuit and the first sense amplifier circuit. The control circuit is configured to carry out a first write operation on the first memory cell using the first latch circuit in response to a first command, and while carrying out the first write operation on the first memory cell, accept a second command to carry out a second write operation on a second memory cell of the second plane before use of the first latch circuit during the first write operation has ended.Type: GrantFiled: June 2, 2020Date of Patent: October 26, 2021Assignee: KIOXIA CORPORATIONInventors: Akihiro Imamoto, Akio Sugahara
-
Patent number: 11139007Abstract: A semiconductor storage device includes a sense amplifier configured to read and program data in memory cells, a first latch circuit to store read data or program data, a second latch circuit to store the first data transferred from the first latch circuit or the second data before the second data is transferred into the first latch circuit, an input/output circuit to output the first data stored in the second latch circuit and to transfer the second data received thereby to the second latch circuit, and a control circuit. Upon receiving a read command while the control circuit is performing a program operation on program data stored in second latch circuit, the control circuit interrupts the program operation to perform the read operation and resumes the program operation on the program data in response to a resume write command sequence that does not include the program data.Type: GrantFiled: January 19, 2021Date of Patent: October 5, 2021Assignee: KIOXIA CORPORATIONInventors: Junichi Sato, Akio Sugahara