Patents by Inventor Akira Hokazono
Akira Hokazono has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10734449Abstract: A storage device includes: a substrate; a first conductive layer extending in a first direction; a second conductive layer adjacent to the first conductive layer in a second direction, and extending in the first direction; a third conductive layer extending in a third direction; a fourth conductive layer extending in the second direction; a fifth conductive layer disposed on the second conductive layer, extending in the third direction, and being electrically connected to the fourth conductive layer; a first storage layer disposed between the third conductive layer and the fourth conductive layer; a first semiconductor layer disposed between the first conductive layer and the third conductive layer; a second semiconductor layer disposed between the second conductive layer and the fifth conductive layer; and a first gate electrode extending in the second direction and being shared by side surfaces of the first semiconductor layer and the second semiconductor layer.Type: GrantFiled: February 28, 2019Date of Patent: August 4, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventors: Yusuke Arayashiki, Nobuyuki Momo, Motohiko Fujimatsu, Akira Hokazono
-
Publication number: 20200098829Abstract: A storage device includes: a substrate; a first conductive layer extending in a first direction; a second conductive layer adjacent to the first conductive layer in a second direction, and extending in the first direction; a third conductive layer extending in a third direction; a fourth conductive layer extending in the second direction; a fifth conductive layer disposed on the second conductive layer, extending in the third direction, and being electrically connected to the fourth conductive layer; a first storage layer disposed between the third conductive layer and the fourth conductive layer; a first semiconductor layer disposed between the first conductive layer and the third conductive layer; a second semiconductor layer disposed between the second conductive layer and the fifth conductive layer; and a first gate electrode extending in the second direction and being shared by side surfaces of the first semiconductor layer and the second semiconductor layer.Type: ApplicationFiled: February 28, 2019Publication date: March 26, 2020Applicant: TOSHIBA MEMORY CORPORATIONInventors: Yusuke ARAYASHIKI, Nobuyuki MOMO, Motohiko FUJIMATSU, Akira HOKAZONO
-
Publication number: 20200091236Abstract: A semiconductor memory device includes a substrate, a plurality of first wirings arranged in a first direction, a second wiring extending in the first direction, a resistance change film provided between the first wiring and the second wiring, a third wiring which extends in the second direction, a first semiconductor layer connected to the second wiring and the third wiring, a first electrode, a fourth wiring connected to the second wiring, and extends in the third direction, a fifth wiring provided between the fourth wiring and the substrate, extending in the first direction, and connected to the fourth wiring, a sixth wiring provided between the fifth wiring and the substrate, a second semiconductor layer provided between the fifth wiring and the sixth wiring and connected to the fifth wiring and the sixth wiring, and a second electrode.Type: ApplicationFiled: February 5, 2019Publication date: March 19, 2020Applicant: Toshiba Memory CorporationInventors: Akira HOKAZONO, Hitoshi IWAI
-
Patent number: 10079268Abstract: A memory device includes a first interconnect extending in a first direction, a first and a second semiconductor members extending in a second direction, a first and a second gate lines extending in a third direction, a second and a third interconnects extending in the second direction. The first and the second semiconductor members are arranged along the first direction, with first ends in the second direction connected to the first interconnect. The second interconnect is connected to a second end in the second direction of the first semiconductor member. The third interconnect is connected to a second end in the second direction of the second semiconductor member. The distance between the first interconnect and the first gate line is longer than the distance between the first interconnect and the second gate line.Type: GrantFiled: September 11, 2017Date of Patent: September 18, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventors: Hiroki Okamoto, Hiroyuki Kutsukake, Akira Hokazono
-
Publication number: 20180083068Abstract: A memory device includes a first interconnect extending in a first direction, a first and a second semiconductor members extending in a second direction, a first and a second gate lines extending in a third direction, a second and a third interconnects extending in the second direction. The first and the second semiconductor members are arranged along the first direction, with first ends in the second direction connected to the first interconnect. The second interconnect is connected to a second end in the second direction of the first semiconductor member. The third interconnect is connected to a second end in the second direction of the second semiconductor member. The distance between the first interconnect and the first gate line is longer than the distance between the first interconnect and the second gate line.Type: ApplicationFiled: September 11, 2017Publication date: March 22, 2018Applicant: TOSHIBA MEMORY CORPORATIONInventors: Hiroki OKAMOTO, Hiroyuki KUTSUKAKE, Akira HOKAZONO
-
Publication number: 20170077105Abstract: According to an embodiment, a semiconductor device, includes: a first region of an n-type conductive layer; a second region of a p-type conductive layer on the first region; a first TFET having an n-type drain region formed in the second region; a second TFET provided adjacent to the first TFET and of a TFET having an n-type drain region formed in the second region; and an insulating film formed between the drain region of the first TFET and the drain region of the second TFET, and reaching the first region.Type: ApplicationFiled: February 1, 2016Publication date: March 16, 2017Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Akira HOKAZONO, Shigeru KAWANAKA
-
Patent number: 9484262Abstract: Effective transfer of stress to a channel of a fin field effect transistor is provided by forming stress-generating active semiconductor regions that function as a source region and a drain region on a top surface of a single crystalline semiconductor layer. A dielectric material layer is formed on a top surface of the semiconductor layer between semiconductor fins. A gate structure is formed across the semiconductor fins, and the dielectric material layer is patterned employing the gate structure as an etch mask. A gate spacer is formed around the gate stack, and physically exposed portions of the semiconductor fins are removed by an etch. Stress-generating active semiconductor regions are formed by selective epitaxy from physically exposed top surfaces of the semiconductor layer, and apply stress to remaining portions of the semiconductor fins that include channels.Type: GrantFiled: October 13, 2015Date of Patent: November 1, 2016Assignee: International Business Machines CorporationInventors: Veeraraghavan S. Basker, Akira Hokazono, Hiroshi Itokawa, Tenko Yamashita, Chun-chen Yeh
-
Patent number: 9437735Abstract: According to one embodiment, a tunnel FET includes a semiconductor region of a first conductivity type, a gate electrode provided on a surface portion of the semiconductor region via a gate insulating film, a source region provided in the semiconductor region on one side of the gate electrode, and a drain region provided in the semiconductor region on the other side of the gate electrode. The source region is a region of either the first conductivity type or a second conductivity type having a higher impurity concentration than the semiconductor region of the first conductivity type. The drain region includes a Schottky barrier junction.Type: GrantFiled: August 12, 2015Date of Patent: September 6, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Akira Hokazono, Yoshiyuki Kondo
-
Publication number: 20160247917Abstract: A semiconductor device according to an embodiment includes a semiconductor layer. A gate dielectric film is provided on a surface of the semiconductor layer. A gate electrode includes a first gate part and a second gate part. The first gate part and the second gate part are provided on the semiconductor layer via the gate dielectric film. The first gate part and the second gate part have work functions respectively different from each other, and are electrically connected to each other. A drain layer of a first conductivity type is provided in the semiconductor layer on a side of one end of the gate electrode. A source layer of a second conductivity type is provided in the semiconductor layer on a side of the other end of the gate electrode and below the gate electrode. The source layer below the gate electrode has a substantially uniform impurity concentration.Type: ApplicationFiled: June 10, 2015Publication date: August 25, 2016Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yoshiyuki KONDO, Akira HOKAZONO
-
Patent number: 9324798Abstract: In one embodiment, a semiconductor device includes a first diffusion layer of a first conductive type and a second diffusion layer of a second conductive type which is a reverse conductive type of the first conductive type, the first conductive type first diffusion layer and the second conductive type diffusion layer being spaced apart and provided in a semiconductor layer, a pocket region of the second conductive type which is provided on a surface portion of the semiconductor layer adjacently to the first diffusion layer, and a first extension region of the first conductive type which is provided in the semiconductor layer to cover at least a portion of the pocket region. A second diffusion layer side end portion of the first extension region is positioned closer to a second diffusion layer side than a second diffusion layer side end portion of the pocket region.Type: GrantFiled: June 17, 2013Date of Patent: April 26, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Yoshiyuki Kondo, Akira Hokazono
-
Patent number: 9324714Abstract: In one embodiment, a semiconductor device includes a semiconductor substrate, and first and second transistors of first and second conductivity types on the substrate. The first transistor includes a first gate electrode on the substrate, a first source region of the second conductivity type and a first drain region of the first conductivity type disposed to sandwich the first gate electrode, and a first channel region of the first or second conductivity type disposed between the first source region and the first drain region. The second transistor includes a second gate electrode on the substrate, a second source region of the first conductivity type and a second drain region of the second conductivity type disposed to sandwich the second gate electrode, and a second channel region disposed between the second source region and the second drain region and having the same conductivity type as the first channel region.Type: GrantFiled: February 12, 2014Date of Patent: April 26, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Akira Hokazono, Masakazu Goto, Yoshiyuki Kondo
-
Publication number: 20160035626Abstract: Effective transfer of stress to a channel of a fin field effect transistor is provided by forming stress-generating active semiconductor regions that function as a source region and a drain region on a top surface of a single crystalline semiconductor layer. A dielectric material layer is formed on a top surface of the semiconductor layer between semiconductor fins. A gate structure is formed across the semiconductor fins, and the dielectric material layer is patterned employing the gate structure as an etch mask. A gate spacer is formed around the gate stack, and physically exposed portions of the semiconductor fins are removed by an etch. Stress-generating active semiconductor regions are formed by selective epitaxy from physically exposed top surfaces of the semiconductor layer, and apply stress to remaining portions of the semiconductor fins that include channels.Type: ApplicationFiled: October 13, 2015Publication date: February 4, 2016Inventors: Veeraraghavan S. Basker, Akira Hokazono, Hiroshi Itokawa, Tenko Yamashita, Chun-chen Yeh
-
Patent number: 9246005Abstract: Effective transfer of stress to a channel of a fin field effect transistor is provided by forming stress-generating active semiconductor regions that function as a source region and a drain region on a top surface of a single crystalline semiconductor layer. A dielectric material layer is formed on a top surface of the semiconductor layer between semiconductor fins. A gate structure is formed across the semiconductor fins, and the dielectric material layer is patterned employing the gate structure as an etch mask. A gate spacer is formed around the gate stack, and physically exposed portions of the semiconductor fins are removed by an etch. Stress-generating active semiconductor regions are formed by selective epitaxy from physically exposed top surfaces of the semiconductor layer, and apply stress to remaining portions of the semiconductor fins that include channels.Type: GrantFiled: February 12, 2014Date of Patent: January 26, 2016Assignees: International Business Machines Corporation, KABUSHIKI KAISHA TOSHIBAInventors: Veeraraghavan S. Basker, Akira Hokazono, Hiroshi Itokawa, Tenko Yamashita, Chun-chen Yeh
-
Patent number: 9224850Abstract: In one embodiment, a first main terminal region of a first conductivity type and a second main terminal region of a second conductivity type, which is an opposite conductivity type of the first conductivity type, formed in the semiconductor substrate so as to sandwich a gate electrode, a diffusion layer of the second conductivity type coming in contact with the first and second element isolation insulator films and having an upper surface in a position deeper than lower surfaces of the first and second main terminal regions, a first well region of the first conductivity type formed between the first main terminal region and the diffusion layer, and a second well region of the first conductivity type formed between the second main terminal region and the diffusion layer. The second well region has a impurity concentration higher than that of the first well region.Type: GrantFiled: August 1, 2013Date of Patent: December 29, 2015Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Masakazu Goto, Shigeru Kawanaka, Akira Hokazono, Tatsuya Ohguro, Yoshiyuki Kondo
-
Publication number: 20150371992Abstract: In one embodiment, a semiconductor device includes one or more gate conductors provided above a substrate, and including a pair of first portions adjacent to each other and a pair of second portions adjacent to each other. The device further includes a first diffusion region which is provided in a first region located between the pair of first portions, and corresponds to one of a drain region of a first conductivity type and a source region of a second conductivity type for a first transistor of the first conductivity type. The device further includes a second diffusion region which is provided in a second region located between the pair of second portions, and corresponds to the other of the drain and source regions for the first transistor. A first distance between the pair of first portions is shorter than a second distance between the pair of second portions.Type: ApplicationFiled: September 5, 2014Publication date: December 24, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Akira HOKAZONO
-
Publication number: 20150243769Abstract: A semiconductor device includes a semiconductor layer. A gate dielectric film is provided on the semiconductor layer. A gate electrode is provided above the semiconductor layer via the gate dielectric film. A first conductivity-type drain layer is provided in the semiconductor layer on a one-end side of the gate electrode. A second conductivity-type source layer is provided in the semiconductor layer on an other-end side of the gate electrode and below at least a part of the gate electrode. A source extension layer faces at least a part of a bottom surface of the gate electrode via the gate dielectric film and has an impurity concentration lower than that of the source layer. A first conductivity-type pocket layer is provided in the semiconductor layer between the source extension layer and the drain layer. The pocket layer contacts the source extension layer and is separated from the drain layer.Type: ApplicationFiled: June 19, 2014Publication date: August 27, 2015Inventors: Masakazu GOTO, Akira HOKAZONO
-
Publication number: 20150228789Abstract: Effective transfer of stress to a channel of a fin field effect transistor is provided by forming stress-generating active semiconductor regions that function as a source region and a drain region on a top surface of a single crystalline semiconductor layer. A dielectric material layer is formed on a top surface of the semiconductor layer between semiconductor fins. A gate structure is formed across the semiconductor fins, and the dielectric material layer is patterned employing the gate structure as an etch mask. A gate spacer is formed around the gate stack, and physically exposed portions of the semiconductor fins are removed by an etch. Stress-generating active semiconductor regions are formed by selective epitaxy from physically exposed top surfaces of the semiconductor layer, and apply stress to remaining portions of the semiconductor fins that include channels.Type: ApplicationFiled: February 12, 2014Publication date: August 13, 2015Applicants: Kabushiki Kaisha Toshiba, International Business Machines CorporationInventors: Veeraraghavan S. Basker, Akira Hokazono, Hiroshi Itokawa, Tenko Yamashita, Chun-chen Yeh
-
Publication number: 20150129960Abstract: In one embodiment, a semiconductor device includes a semiconductor substrate, and first and second transistors of first and second conductivity types on the substrate. The first transistor includes a first gate electrode on the substrate, a first source region of the second conductivity type and a first drain region of the first conductivity type disposed to sandwich the first gate electrode, and a first channel region of the first or second conductivity type disposed between the first source region and the first drain region. The second transistor includes a second gate electrode on the substrate, a second source region of the first conductivity type and a second drain region of the second conductivity type disposed to sandwich the second gate electrode, and a second channel region disposed between the second source region and the second drain region and having the same conductivity type as the first channel region.Type: ApplicationFiled: February 12, 2014Publication date: May 14, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Akira HOKAZONO, Masakazu GOTO, Yoshiyuki KONDO
-
Patent number: 8872271Abstract: According to one embodiment, a pass gate provided between a data holding unit of an SRAM cell and a bit line, includes a first tunnel transistor and a first diode connected in series between the data holding unit and the bit line, and a second tunnel transistor and a second diode connected in series between the data holding unit and the bit line and connected in parallel to the first tunnel transistor and the first diode. Gate electrodes of the first tunnel transistor and the second tunnel transistor are connected to a word line. The first diode and the second diode have rectification in mutually opposite directions between the data holding unit and the bit line.Type: GrantFiled: February 4, 2013Date of Patent: October 28, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Akira Hokazono
-
Publication number: 20140291736Abstract: In one embodiment, a first main terminal region of a first conductivity type and a second main terminal region of a second conductivity type, which is an opposite conductivity type of the first conductivity type, formed in the semiconductor substrate so as to sandwich a gate electrode, a diffusion layer of the second conductivity type coming in contact with the first and second element isolation insulator films and having an upper surface in a position deeper than lower surfaces of the first and second main terminal regions, a first well region of the first conductivity type formed between the first main terminal region and the diffusion layer, and a second well region of the first conductivity type formed between the second main terminal region and the diffusion layer. The second well region has a impurity concentration higher than that of the first well region.Type: ApplicationFiled: August 1, 2013Publication date: October 2, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Masakazu GOTO, Shigeru KAWANAKA, Akira HOKAZONO, Tatsuya OHGURO, Yoshiyuki KONDO