Patents by Inventor Anand S
Anand S has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240098965Abstract: Hybrid manufacturing of access transistors for memory, presented herein, explores how IC components fabricated by different manufacturers may be combined in an IC device to achieve advantages in terms of, e.g., performance, density, number of active memory layers, fabrication approaches, and so on. In one aspect, an IC device may include a support, a first circuit over a first portion of the support, a second circuit over a second portion of the support, a scribe line between the first circuit and the second circuit, and one or more electrical traces extending over the scribe line. In another aspect, an IC device may include a support, a memory array, comprising a first circuit over a first portion of the support and one or more layers of capacitors over the first circuit, and a second circuit over a second portion of the support.Type: ApplicationFiled: September 20, 2022Publication date: March 21, 2024Applicant: Intel CorporationInventors: Abhishek A. Sharma, Tahir Ghani, Wilfred Gomes, Anand S. Murthy, Pushkar Sharad Ranade, Sagar Suthram
-
Publication number: 20240098936Abstract: The present invention discloses microtextures for a thin-film evaporation. The microstructure is called as wedged micropillar and a forest of these micropillar helps in maintaining a thin-film of liquid over the heat sink surface through capillary action. The inherent sharp corners of these wedged micropillars drives the liquid filament along the vertical direction and the large mean curvature of the liquid meniscus provides high capillary pumping pressure. At the same time, these microstructures can offer high permeability for liquid flow thereby leading to low viscous pressure loss as compared to the cylindrical microstructured heat sink. As a result of these, the predicted dryout heat flux for thin-film evaporation is more than twice that of the conventional cylindrical microstructures. Also, we have proposed a combined architecture of wedged and cylindrical micropillars for hotspot-targeted cooling application.Type: ApplicationFiled: August 3, 2023Publication date: March 21, 2024Applicant: INDIAN INSTITUTE OF TECHNOLOGY ROPARInventors: Chander Shekhar SHARMA, Anand S
-
Publication number: 20240088029Abstract: Described herein are full wafer devices that include interconnect layers on a back side of the device. The backside interconnect layers couple together different dies of the full wafer device. The backside interconnect layers include an active layer that includes active devices, such as transistors. The active devices may act as switches, e.g., to control routing of signals between different dies of the full wafer device.Type: ApplicationFiled: September 9, 2022Publication date: March 14, 2024Applicant: Intel CorporationInventors: Abhishek A. Sharma, Tahir Ghani, Wilfred Gomes, Anand S. Murthy, Sagar Suthram
-
Publication number: 20240088035Abstract: Described herein are full wafer devices that include passive devices formed in a power delivery structure. Power is delivered to the full wafer device on a backside of the full wafer device. A passive device in a backside layer is formed using an additive process that results in a seam running through the passive device. The seam may be, for example, an air gap, a change in material structure, or a region with a different chemical makeup from the surrounding passive device.Type: ApplicationFiled: September 9, 2022Publication date: March 14, 2024Applicant: Intel CorporationInventors: Abhishek A. Sharma, Tahir Ghani, Wilfred Gomes, Anand S. Murthy
-
Publication number: 20240088017Abstract: Described herein are full wafer devices that include passive devices formed in one or more interconnect layers. Interconnect layers are formed over a front side of the full wafer device. A passive device is formed using an additive process that results in a seam running through the passive device. The seam may be, for example, an air gap, a change in material structure, or a region with a different chemical makeup from the surrounding passive device. In some embodiments, the passive devices are formed in global interconnect layers coupling multiple does of the full wafer device.Type: ApplicationFiled: September 9, 2022Publication date: March 14, 2024Applicant: Intel CorporationInventors: Abhishek A. Sharma, Tahir Ghani, Wilfred Gomes, Anand S. Murthy, Pushkar Sharad Ranade, Sagar Suthram
-
Publication number: 20240088547Abstract: A multi-band antenna system is provided. The antenna system can be placed under and embedded within a glass exterior surface of a vehicle. Such an antenna system can include a capacitively coupled metallic element on or adjacent to the glass exterior surface, which can serve as both a parasitic element to enhance gain and as a heating element to melt snow and/or ice accumulation over the glass area that covers the antenna. In certain applications, the antenna's structure itself can be used as a heater to improve performance in adverse weather conditions while the heating elements are positioned away from the thermally sensitive electronics. The antenna system with integrated heating can include a spiral antenna.Type: ApplicationFiled: January 19, 2022Publication date: March 14, 2024Inventors: Anand S. Konanur, Shreya Singh, Richard Breden, Yasutaka Horiki, Aycan Erentok, George Zucker, Nagarjun Bhat, Rui Moreira, Aydin Nabovati, Rishabh Bhandari, Austin Rothschild, Jae Hoon Yoo, Loic Le Toumelin
-
Patent number: 11927351Abstract: A hood assembly for a heating, ventilation, and air conditioning (HVAC) unit includes a top panel comprising a first panel portion and a second panel portion adjustably coupled to one another, wherein the top panel is configured to rotatably couple to a housing of the HVAC unit. The hood assembly further includes a filter frame rotatably coupled to the top panel, wherein the filter frame is configured to support at least one filter. The hood assembly is adjustable between a collapsed configuration and a deployed configuration, the first panel portion and the second panel portion are configured to translate relative to one another during transition of the hood assembly between the collapsed configuration and the deployed configuration, and the top panel is configured to contain the filter frame within the housing in the collapsed configuration.Type: GrantFiled: April 20, 2021Date of Patent: March 12, 2024Assignee: Johnson Controls Tyco IP Holdings LLPInventors: Gurpreet Singh, Prashanti S. Dhawan, Nitin A. Kurane, Anand Talikot
-
Patent number: 11923410Abstract: A transistor includes a body of semiconductor material, where the body has laterally opposed body sidewalls and a top surface. A gate structure contacts the top surface of the body. A source region contacts a first one of the laterally opposed body sidewalls and a drain region contacts a second one of the laterally opposed body sidewalls. A first isolation region is under the source region and has a top surface in contact with a bottom surface of the source region. A second isolation region is under the drain region and has a top surface in contact with a bottom surface of the drain region. Depending on the transistor configuration, a major portion of the inner-facing sidewalls of the first and second isolation regions contact respective sidewalls of either a subfin structure (e.g., FinFET transistor configurations) or a lower portion of a gate structure (e.g., gate-all-around transistor configuration).Type: GrantFiled: October 4, 2021Date of Patent: March 5, 2024Assignee: Intel CorporationInventors: Willy Rachmady, Cheng-Ying Huang, Matthew V. Metz, Nicholas G. Minutillo, Sean T. Ma, Anand S. Murthy, Jack T. Kavalieros, Tahir Ghani, Gilbert Dewey
-
Patent number: 11912809Abstract: Fluorided silica-coated alumina activator-supports have a bulk density from 0.15 to g/mL, a total pore volume from 0.85 to 2 mL/g, a BET surface area from 200 to 500 m2/g, an average pore diameter from 10 to 25 nm, and from 80 to 99% of pore volume in pores with diameters of greater than 6 nm. Methods of making the fluorided silica-coated alumina activator-supports and using the fluorided silica-coated aluminas in catalyst compositions and olefin polymerization processes also are described. Representative ethylene-based polymers produced using the compositions and processes have a melt index of 0.1 to 10 g/10 min and a density of 0.91 to 0.96 g/cm3, and contain from 70 to 270 ppm solid oxide and from 2 to 18 ppm fluorine.Type: GrantFiled: June 1, 2023Date of Patent: February 27, 2024Assignee: Chevron Phillips Chemical Company LPInventors: Max P. McDaniel, Eric D. Schwerdtfeger, Qing Yang, Carlos A. Cruz, Jinping J. Zhou, Anand Ramanathan, Kathy S. Clear, Zhihui Gu
-
Patent number: 11916755Abstract: A method and device for execution of deep neural network (DNN) in an internet of things (IoT) edge network are provided. In an embodiment, at least one edge device within communication range of an IoT device are selected. Further, a network for connecting the IoT device with the at least one selected edge device is identified. A split ratio is determined based on an inference time of the DNN and a transmission time required for transmitting output of each layer of DNN from the IoT device to the selected at least one edge device. Finally, a plurality of layers of the DNN are split into a first part and a second part based on the split ratio, and the second part is transmitted to the selected at least one edge device through the identified network. The first part is executed on the IoT device, and the second part is executed on the selected at least one edge device.Type: GrantFiled: March 24, 2022Date of Patent: February 27, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Jyotirmoy Karjee, Kartik Anand, Vanamala Narasimha Bhargav, Praveen Naik S, Ramesh Babu Venkat Dabbiru, Srinidhi N, Anshuman Nigam, Rishabh Raj Jha
-
Publication number: 20240063274Abstract: In an example, an integrated circuit structure includes a first vertical stack of horizontal nanowires laterally spaced apart from a second vertical stack of horizontal nanowires. An epitaxial source or drain structure is between the first and second vertical stacks of horizontal nanowires. The epitaxial source or drain structure includes a nucleation layer having a first portion in contact with the first vertical stack of horizontal nanowires and a second portion in contact with the second vertical stack of horizontal nanowires. The nucleation layer includes silicon with arsenic dopants. The epitaxial source or drain structure also includes an epitaxial fill layer laterally between the first and second portions of the nucleation layer. The epitaxial fill layer includes silicon with phosphorous dopants. The epitaxial fill layer has a total atomic concentration of arsenic less than half of a total atomic concentration of arsenic of the nucleation layer.Type: ApplicationFiled: August 17, 2022Publication date: February 22, 2024Inventors: Patrick WALLACE, Robert EHLERT, Subrina RAFIQUE, Peter WELLS, Anand S. MURTHY, Shishir PANDYA, Xiaochen REN, Yulia TOLSTOVA
-
Patent number: 11908934Abstract: Embodiments of the present invention describe a epitaxial region on a semiconductor device. In one embodiment, the epitaxial region is deposited onto a substrate via cyclical deposition-etch process. Cavities created underneath the spacer during the cyclical deposition-etch process are backfilled by an epitaxial cap layer. The epitaxial region and epitaxial cap layer improves electron mobility at the channel region, reduces short channel effects and decreases parasitic resistance.Type: GrantFiled: January 28, 2021Date of Patent: February 20, 2024Assignee: Intel CorporationInventors: Anand S. Murthy, Daniel Bourne Aubertine, Tahir Ghani, Abhijit Jayant Pethe
-
Publication number: 20240030606Abstract: Apparatus, system and method to provide switchable coils in a computing device, comprising: a plurality of electrically conductive coils to transfer electromagnetic energy; a sensor coupled to a processor, to select a coil from among the plurality of electrically conductive coils; a switch to energize the selected coil; and a switch controller coupled to the switch and to the processor. In some embodiments, the plurality of coils may comprise an inductive charging interface. Some embodiments may further include a communication interface between the processor to the plurality of electrically conductive coils, the plurality of coils comprising an interface for near-field communications (NFC). The antenna coils may be arranged to provide improved NFC coverage when the computing device is in a respective predetermined physical configuration. Sensors may be used to detect the configuration and switch NFC communications to use a preferred antenna coil for the detected configuration.Type: ApplicationFiled: September 29, 2023Publication date: January 25, 2024Applicant: INTEL CORPORATIONInventors: ANAND S. KONANUR, SONGNAN YANG, ULUN KARACAOGLU, JIANCHENG TAO, FARID ADRANGI
-
Publication number: 20240014268Abstract: Integrated circuit structures having source or drain structures with abrupt dopant profiles are described. In an example, an integrated circuit structure includes a vertical arrangement of horizontal nanowires. A gate stack is around the vertical arrangement of horizontal nanowires. A first epitaxial source or drain structure is at a first end of the vertical arrangement of horizontal nanowires. A second epitaxial source or drain structure is at a second end of the vertical arrangement of horizontal nanowires. The first and second epitaxial source or drain structures include silicon, phosphorous and arsenic, with an atomic concentration of phosphorous substantially the same as an atomic concentration of arsenic.Type: ApplicationFiled: September 20, 2023Publication date: January 11, 2024Inventors: Ryan KEECH, Anand S. MURTHY, Nicholas G. MINUTILLO, Suresh VISHWANATH, Mohammad HASAN, Biswajeet GUHA, Subrina RAFIQUE
-
Patent number: 11869939Abstract: A nanowire device having a plurality of internal spacers and a method for forming said internal spacers are disclosed. In an embodiment, a semiconductor device comprises a nanowire stack disposed above a substrate, the nanowire stack having a plurality of vertically-stacked nanowires, a gate structure wrapped around each of the plurality of nanowires, defining a channel region of the device, the gate structure having gate sidewalls, a pair of source/drain regions on opposite sides of the channel region; and an internal spacer on a portion of the gate sidewall between two adjacent nanowires, internal to the nanowire stack. In an embodiment, the internal spacers are formed by depositing spacer material in dimples etched adjacent to the channel region. In an embodiment, the dimples are etched through the channel region. In another embodiment, the dimples are etched through the source/drain region.Type: GrantFiled: March 24, 2022Date of Patent: January 9, 2024Assignee: Sony Group CorporationInventors: Seiyon Kim, Kelin J. Kuhn, Tahir Ghani, Anand S. Murthy, Mark Armstrong, Rafael Rios, Abhijit Jayant Pethe, Willy Rachmady
-
Publication number: 20240008253Abstract: Structures having memory access transistors with backside contacts are described. In an example, an integrated circuit structure includes a front-side structure including a device layer having a fin-based transistor, and a capacitor structure above the fin-based transistor of the device layer. A backside structure is below the front-side structure. The backside structure includes a conductive contact electrically connected to the fin-based transistor of the device layer.Type: ApplicationFiled: June 30, 2022Publication date: January 4, 2024Inventors: Abhishek Anil SHARMA, Tahir GHANI, Anand S. MURTHY, Wilfred GOMES, Cory WEBER, Rishabh MEHANDRU, Sagar SUTHRAM, Pushkar RANADE
-
Publication number: 20240006305Abstract: Structures having airgaps for backside signal routing or power delivery are described. In an example, an integrated circuit structure includes a front-side structure including a device layer having a plurality of nanowire-based transistors, and a plurality of metallization layers above the nanowire-based transistors of the device layer. A backside structure is below the nanowire-based transistors of the device layer. The backside structure includes a first conductive line laterally spaced apart from a second conductive line by an air gap.Type: ApplicationFiled: June 30, 2022Publication date: January 4, 2024Inventors: Abhishek Anil SHARMA, Sagar SUTHRAM, Pushkar RANADE, Anand S. MURTHY, Tahir GHANI, Rishabh MEHANDRU, Cory WEBER
-
Publication number: 20240008255Abstract: Memory arrays with backside components and angled transistors, and related assemblies and methods, are disclosed herein. A transistor is referred to as an “angled transistor” if a longitudinal axis of an elongated semiconductor structure of the transistor (e.g., a fin or a nanoribbon) is neither perpendicular nor parallel to any edges of front or back sides of a support structure (e.g., a die) over which the transistor is implemented. A component is referred to as a “backside component” if it is provided on the side of a semiconductor substrate that is opposite to the side over which the transistors of the memory arrays are provided. Memory arrays with backside components and angled transistors provide a promising way to increasing densities of memory cells on the limited real estate of semiconductor chips and/or decreasing adverse effects associated with continuous scaling of IC components.Type: ApplicationFiled: May 30, 2023Publication date: January 4, 2024Applicant: Intel CorporationInventors: Abhishek A. Sharma, Sagar Suthram, Tahir Ghani, Anand S. Murthy, Cory E. Weber, Rishabh Mehandru, Wilfred Gomes, Pushkar Sharad Ranade
-
Publication number: 20240006317Abstract: Structures having vertical keeper or power gate for backside power delivery are described. In an example, an integrated circuit structure includes a front-side structure including a device layer having a plurality of fin-based transistors, and a plurality of metallization layers above the fin-based transistors of the device layer. A backside structure is below the fin-based transistors of the device layer. The backside structure includes a ground metal line. One or more vertical gate all-around transistors is between the fin-based transistors of the device layer and the ground metal line of the backside structure.Type: ApplicationFiled: June 30, 2022Publication date: January 4, 2024Inventors: Abhishek Anil SHARMA, Tahir GHANI, Anand S. MURTHY, Cory WEBER, Rishabh MEHANDRU, Wilfred GOMES, Sagar SUTHRAM
-
Publication number: 20240006412Abstract: Structures having recessed channel transistors are described. In an example, an integrated circuit structure includes a channel structure having a recess extending partially there through. A gate dielectric layer is on a bottom and along sides of the recess, the gate dielectric layer laterally surrounded by the channel structure. A gate electrode is on and laterally surrounded by the gate dielectric layer. The gate electrode has an uppermost surface below and uppermost surface of the channel structure.Type: ApplicationFiled: June 30, 2022Publication date: January 4, 2024Inventors: Abhishek Anil SHARMA, Tahir GHANI, Anand S. MURTHY, Rishabh MEHANDRU, Cory WEBER, Sagar SUTHRAM, Pushkar RANADE, Wilfred GOMES