Patents by Inventor Andrew J. Walker
Andrew J. Walker has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12069964Abstract: A method for manufacturing a magnetic random access memory array incudes forming a source region within a surface of a substrate, forming an array of three-dimensional (3D) structures over the substrate, each 3D structure being separated from an adjacent 3D structure by a cavity region, depositing a channel material on a surface of at least one sidewall of each 3D structure, depositing a gate dielectric material over the channel material on the surface of the at least one sidewall of each 3D structure, forming a first isolation region in each cavity region between adjacent 3D structures over the substrate, and forming a first gate region over the first isolation region in each cavity region.Type: GrantFiled: July 9, 2022Date of Patent: August 20, 2024Assignee: Integrated Silicon Solution, (Cayman) Inc.Inventors: Kuk-Hwan Kim, Dafna Beery, Amitay Levi, Andrew J. Walker
-
Publication number: 20240120417Abstract: A gallium nitride (GaN) power device includes a GaN substrate structure having a first surface and a second surface, a metallic layer coupled to the second surface of the GaN substrate structure, and an active region including an array of vertical fin-based field effect transistors (FinFETs) coupled to the GaN substrate structure. The GaN power device also includes an edge termination structure circumscribing the active region and a seal ring structure circumscribing the edge termination structure and comprising a seal ring metal pad operable to conduct charge from the edge termination structure to the metallic layer.Type: ApplicationFiled: April 20, 2023Publication date: April 11, 2024Applicant: Nexgen Power Systems, Inc.Inventors: Kyoung Wook Seok, Clifford Drowley, Andrew J. Walker, Andrew P. Edwards
-
Publication number: 20230378348Abstract: A vertical, FinFET device includes an array of FinFETs comprising a plurality of rows and columns of fins. Each of the fins has a fin length and a fin width, a first fin tip, a second fin tip, and a central region disposed between the first fin tip of a first row of the plurality of rows and the second fin tip of a second row of the plurality of rows. The central region is characterized by an electrical conductivity. The FinFET device also includes a neutralized region including the first fin tip, a region between the first row of the plurality of rows and the second row of the plurality of rows, and the second fin tip. The neutralized region is characterized by a second electrical conductivity less than the electrical conductivity of the central region. The FinFET device further includes an electrical conductor disposed over the neutralized region.Type: ApplicationFiled: April 20, 2023Publication date: November 23, 2023Applicant: Nexgen Power Systems, Inc.Inventors: Clifford Drowley, Andrew J. Walker, Andrew P. Edwards, Subhash Srinivas Pidaparthi, Thomas E. Kopley
-
Publication number: 20230378750Abstract: A method of clamping a voltage includes providing a fin-based field effect transistor (FinFET) device. The FinFET device includes an array of FinFETs. Each FinFET includes a source contact electrically coupled to a fin and a gate contact. The method also includes applying the voltage to the source contact and applying a second voltage to the gate contact. The voltage is greater than the second voltage. The method further includes increasing the voltage to a threshold voltage and conducting current from the source contact to the gate contact in response to the voltage reaching the threshold voltage.Type: ApplicationFiled: April 20, 2023Publication date: November 23, 2023Applicant: Nexgen Power Systems, Inc.Inventors: Andrew J. Walker, Clifford Drowley, Subhash Srinivas Pidaparthi, Andrew P. Edwards, Shahin Sharifzadeh, Joseph Tandingan
-
Publication number: 20230361126Abstract: A vertical fin-based field effect transistor (FinFET) device includes an array of FinFETs comprising a plurality of rows and columns of fins, each of the fins having a fin length and a fin width measured laterally with respect to the fin length and including a first fin tip disposed at a first end of the fin; a second fin tip disposed at a second end of the fin opposing the first end; a bridging structure connecting the first fin tip to an adjacent fin; a central region disposed between the first fin tip and the second fin tip and characterized by an electrical conductivity; and a source contact electrically coupled to the central region. The FinFET device also includes a gate region surrounding the fins.Type: ApplicationFiled: April 20, 2023Publication date: November 9, 2023Applicant: Nexgen Power Systems, Inc.Inventors: Andrew P. Edwards, Andrew J. Walker, Clifford Drowley, Subhash Srinivas Pidaparthi
-
Publication number: 20230260996Abstract: A vertical fin-based field effect transistor (FinFET) includes an array of FinFETs comprising a plurality of rows and columns of active fins with source contacts and one or more rows of first inactive fins disposed on a first set of sides of the array of FinFETs. The vertical FinFET also includes one or more columns of second inactive fins disposed on a second set of sides of the array of FinFETs. The first inactive fins and the second inactive fins are characterized by a reduced electrical conductivity compared to an electrical conductivity of the active fins of the array of FinFETs. The vertical FinFET further includes an active gate region surrounding the FinFETs of the array of FinFETs and an additional gate region surrounding the first inactive fins and the second inactive fins. At least a portion of the additional gate region is a neutralized gate region.Type: ApplicationFiled: February 10, 2023Publication date: August 17, 2023Applicant: Nexgen Power Systems, Inc.Inventors: Clifford Drowley, Andrew J. Walker, Andrew P. Edwards, Subhash Srinivas Pidaparthi
-
Patent number: 11688649Abstract: A method for manufacturing an inverter circuit includes providing a semiconductor substrate and forming at least one dielectric trench isolation structure in the semiconductor substrate to divide the semiconductor substrate into first and second regions. A P+ doped portion and an N+ doped portion is formed in each of the first and second regions. Gate structure layers are then deposited over the semiconductor substrate. A first opening is formed in the gate structure layers over the P+ doped portion of a first region and a second opening is formed in the gate structure layers over the N+ doped portion of a second region. A gate dielectric layer is then formed on an inner side of the first and second openings. The surface of the semiconductor substrate in the first and second openings is etched. A semiconductor material is formed in the first and second openings by selective epitaxial growth.Type: GrantFiled: March 7, 2022Date of Patent: June 27, 2023Assignee: Integrated Silicon Solution, (Cayman) Inc.Inventors: Amitay Levi, Dafna Beery, Andrew J. Walker
-
Patent number: 11626407Abstract: A method for manufacturing a dynamic random access memory device includes providing a semiconductor substrate and forming a highly doped diffusion region in a surface of the semiconductor substrate. A wordline structure is then deposited on the surface of the semiconductor substrate, where the wordline structure includes an electrically conductive gate layer. An opening is further formed in the wordline structure, where the opening is located at a first end of and extending to the highly doped diffusion region. A semiconductor pillar is then formed in the opening by selective epitaxial growth. An end of the semiconductor pillar is then doped and the doped end is connected with a memory element.Type: GrantFiled: March 7, 2022Date of Patent: April 11, 2023Assignee: Integrated Silicon Solution, (Cayman) Inc.Inventors: Andrew J. Walker, Dafna Beery, Peter Cuevas, Amitay Levi
-
Patent number: 11600769Abstract: A spin orbit torque memory device having a vertical transistor structure. The spin orbit torque memory device includes a magnetic memory element such as a magnetic tunnel junction formed on a spin orbit torque layer. The vertical transistor structure selectively provides an electrical current to the spin orbit torque layer to switch a memory state of the magnetic memory element. The vertical transistor structure accommodates the relatively high electrical current needed to provide spin orbit torque switching while also consuming a small amount of wafer real estate. The vertical transistor structure can include a semiconductor pillar structure surrounded by a gate dielectric layer and a gate structure such that the gate dielectric layer separates the gate structure from the semiconductor pillar.Type: GrantFiled: January 8, 2021Date of Patent: March 7, 2023Assignee: Integrated Silicon Solution, (Cayman) Inc.Inventors: Mustafa Pinarbasi, Andrew J. Walker, Dafna Beery
-
Patent number: 11545524Abstract: A magnetic memory structure that includes a two-terminal resistive memory element electrically connected with a selector structure. The selector structure includes a semiconductor pillar structure formed on a semiconductor substrate. The selector structure is surrounded by a gate dielectric layer, and the semiconductor pillar structure and gate dielectric layer are surrounded by an electrically conductive gate structure. The semiconductor pillar has first and second dimensions in a plane parallel with the surface of the semiconductor substrate that are unequal with one another. The semiconductor pillar structure can have a cross-section parallel with the semiconductor substrate surface that is in the shape of a: rectangle; oval elongated polygon, etc. The length of the longer dimension can be adjusted to provide a desired amount of current though the semiconductor pillar structure to drive the two-terminal resistive memory element.Type: GrantFiled: January 9, 2020Date of Patent: January 3, 2023Assignee: Integrated Silicon Solution, (Cayman) Inc.Inventors: Andrew J. Walker, Dafna Beery, Peter Cuevas, Amitay Levi
-
Publication number: 20220344580Abstract: A method for manufacturing a magnetic random access memory array incudes forming a source region within a surface of a substrate, forming an array of three-dimensional (3D) structures over the substrate, depositing a channel material on a surface of at least one sidewall of each 3D structure, depositing a gate electronical material over the channel material on the surface of the at least one sidewall of each 3D structure, forming a first isolation region over the substrate, and forming a first gate region over the first isolation region.Type: ApplicationFiled: July 9, 2022Publication date: October 27, 2022Inventors: Kuk-Hwan Kim, Dafna Beery, Amitay Levi, Andrew J. Walker
-
Patent number: 11444123Abstract: A vertical transistor structure having a metal gate wordline. The vertical transistor structure can include an epitaxially grown semiconductor column surrounded by a thin gate dielectric layer. A gate structure can surround the semiconductor column and the gate dielectric layer. The device can include first and second dielectric layers and an electrically conductive metal layer located between the first and second dielectric layers. The electrically conductive metal of the gate structure can be tungsten (W). In addition, a thin layer of Ti or TiN can be formed between the metal gate layer and the first and second dielectric layers and the gate dielectric layer. The metal gate layer can be formed with or without the use of a sacrificial layer.Type: GrantFiled: June 10, 2020Date of Patent: September 13, 2022Assignee: Integrated Silicon Solution, (Cayman) Inc.Inventors: Dafna Beery, Peter Cuevas, Amitay Levi, Andrew J. Walker
-
Patent number: 11417829Abstract: A three dimensional magnetic random access memory array that includes a sourceline formed on a substrate and a magnetic memory element pillar that includes a plurality of magnetic memory element pillars formed over the substrate. The three dimensional magnetic random access memory array also includes a transistor formed between the magnetic memory element pillar, the transistor being functional to electrically connect the sourceline and magnetic memory element pillar. A plurality of magnetic memory element pillars may be formed over the substrate with a transistor between each memory element pillar to selectively connect or disconnect each of the magnetic memory element pillars. The transistor can include an epitaxial semiconductor structure having a gate dielectric formed at a side of the epitaxial semiconductor and a gate material formed on the gat dielectric such that the gate dielectric material is between the gate material and the semiconductor material.Type: GrantFiled: May 18, 2018Date of Patent: August 16, 2022Assignee: Integrated Silicon Solution, (Cayman) Inc.Inventors: Kuk-Hwan Kim, Dafna Beery, Amitay Levi, Andrew J. Walker
-
Publication number: 20220223787Abstract: A spin orbit torque memory device having a vertical transistor structure. The spin orbit torque memory device includes a magnetic memory element such as a magnetic tunnel junction formed on a spin orbit torque layer. The vertical transistor structure selectively provides an electrical current to the spin orbit torque layer to switch a memory state of the magnetic memory element. The vertical transistor structure accommodates the relatively high electrical current needed to provide spin orbit torque switching while also consuming a small amount of wafer real estate. The vertical transistor structure can include a semiconductor pillar structure surrounded by a gate dielectric layer and a gate structure such that the gate dielectric layer separates the gate structure from the semiconductor pillar.Type: ApplicationFiled: January 8, 2021Publication date: July 14, 2022Inventors: Mustafa Pinarbasi, Andrew J. Walker, Dafna Beery
-
Publication number: 20220189961Abstract: A method for manufacturing a dynamic random access memory device includes providing a semiconductor substrate and forming a highly doped diffusion region in a surface of the semiconductor substrate. A wordline structure is then deposited on the surface of the semiconductor substrate, where the wordline structure includes an electrically conductive gate layer. An opening is further formed in the wordline structure, where the opening is located at a first end of and extending to the highly doped diffusion region. A semiconductor pillar is then formed in the opening by selective epitaxial growth. An end of the semiconductor pillar is then doped and the doped end is connected with a memory element.Type: ApplicationFiled: March 7, 2022Publication date: June 16, 2022Inventors: Andrew J. Walker, Dafna Beery, Peter Cuevas, Amitay Levi
-
Publication number: 20220189829Abstract: A method for manufacturing an inverter circuit includes providing a semiconductor substrate and forming at least one dielectric trench isolation structure in the semiconductor substrate to divide the semiconductor substrate into first and second regions. A P+ doped portion and an N+ doped portion is formed in each of the first and second regions. Gate structure layers are then deposited over the semiconductor substrate. A first opening is formed in the gate structure layers over the P+ doped portion of a first region and a second opening is formed in the gate structure layers over the N+ doped portion of a second region. A gate dielectric layer is then formed on an inner side of the first and second openings. The surface of the semiconductor substrate in the first and second openings is etched. A semiconductor material is formed in the first and second openings by selective epitaxial growth.Type: ApplicationFiled: March 7, 2022Publication date: June 16, 2022Inventors: Amitay Levi, Dafna Beery, Andrew J. Walker
-
Patent number: 11329048Abstract: A DRAM memory cell and memory cell array incorporating a metal silicide bit line buried within a doped portion of a semiconductor substrate and a vertical semiconductor structure electrically connected with a memory element such as a capacitive memory element. The buried metal silicide layer functions as a bit buried bit line which can provide a bit line voltage to the capacitive memory element via the vertical transistor structure. The buried metal silicide layer can be formed by allotaxy or mesotaxy. The vertical semiconductor structure can be formed by epitaxially growing a semiconductor material on an etched surface of the doped portion of the semiconductor substrate.Type: GrantFiled: March 24, 2020Date of Patent: May 10, 2022Assignee: Integrated Silicon Solution, (Cayman) Inc.Inventors: Andrew J. Walker, Dafna Beery, Peter Cuevas, Amitay Levi
-
Patent number: 11302697Abstract: A dynamic random access memory element that includes a vertical semiconductor transistor element formed on a substrate and electrically connected with a memory element such as a capacitive memory element. The memory element is located above the semiconductor substrate such that the vertical transistor is between the memory element and the substrate. The vertical semiconductor transistor is formed on a heavily doped region of the substrate that is separated from other portions of the substrate by a dielectric isolation layer. The heavily doped region of the semiconductor substrate provides electrical connection between the vertical transistor structure and a bit line. The dynamic random access memory element also includes a word line that includes an electrically conductive gate layer that is separated from the semiconductor pillar by a gate dielectric layer.Type: GrantFiled: January 28, 2020Date of Patent: April 12, 2022Assignee: Integrated Silicon Solution, (Cayman) Inc.Inventors: Andrew J. Walker, Dafna Beery, Peter Cuevas, Amitay Levi
-
Patent number: 11302586Abstract: A structure for providing an inverter circuit employing two vertical transistor structures formed on a semiconductor substrate. The vertical semiconductor structures each include a semiconductor pillar structure and a surrounding gate dielectric. A gate structure is formed to at least partially surround the first and second vertical transistor structures. The semiconductor substrate is formed into first and section regions that are separated by a dielectric isolation structure. The first region includes a P+ doped portion and an N+ doped portion, and the second region includes an N+ doped portion and a P+ doped portion. The N+ and P+ doped portions of the first and second regions can be arranged such that the N+ doped portion of the first region is adjacent to the P+ doped portion of the second region, and the P+ doped portion of the first region is adjacent to the N+ doped portion of the second region.Type: GrantFiled: March 31, 2020Date of Patent: April 12, 2022Assignee: Integrated Silicon Solution, (Cayman) Inc.Inventors: Amitay Levi, Dafna Beery, Andrew J. Walker
-
Patent number: 11222970Abstract: A transistor structure, according to one embodiment, includes: an epitaxially grown vertical channel, a word line which surrounds a middle portion of the vertical channel, and a p-MTJ sensor coupled to a first end of the vertical channel. The second side of the vertical channel is opposite the first side of the vertical channel along a plane perpendicular to a deposition direction. A magnetic device, according to another embodiment, includes: a plurality of transistor structures, each of the transistor structures comprising: an epitaxially grown vertical channel, a word line which surrounds a middle portion of the vertical channel, and a p-MTJ sensor coupled to a first end of the vertical channel.Type: GrantFiled: December 28, 2017Date of Patent: January 11, 2022Assignee: Integrated Silicon Solution, (Cayman) Inc.Inventors: Kuk-Hwan Kim, Dafna Beery, Amitay Levi, Andrew J. Walker