Patents by Inventor Arun Joseph
Arun Joseph has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10089136Abstract: Techniques are disclosed for monitoring the performance of transient virtual volumes created for a virtual machine. Each transient virtual volume is created in response to a first trigger event, used by the virtualization environment solely to perform a single function supporting execution of the virtual machine, and deleted in response to a second trigger event. When creation of a current transient virtual volume is detected, and while the virtualization environment uses the current transient virtual volume to perform a single function supporting execution of the virtual machine, performance data is collected for the current transient virtual volume, and combined with performance data collected for at least one other, previously deleted transient virtual volume that was used solely to perform the same single function supporting execution of the same virtual machine. The combined performance data is represented as performance data for a single monitored virtual volume associated with the virtual machine.Type: GrantFiled: September 28, 2016Date of Patent: October 2, 2018Assignee: EMC IP Holding Company LLCInventors: Minjie Zhang, Arun Joseph, Yue Zhao, Peiyu Zhuang
-
Publication number: 20180232470Abstract: A method for analyzing power in a circuit includes identifying equivalent elements in a source netlist representing the circuit. Abstract elements are formed combining the equivalent elements of the source netlist. A reduced netlist is formed, substituting the abstract elements in the reduced netlist for the collective equivalent elements in the source netlist. Metrics or properties associated with equivalent elements of the source netlist are combined and associated, in the reduced netlist, with the abstract elements. The reduced netlist can be analyzed with results equivalent to analyzing the source netlist.Type: ApplicationFiled: May 3, 2018Publication date: August 16, 2018Inventors: Arun Joseph, Rahul M. Rao
-
Publication number: 20180232469Abstract: A method for analyzing power in a circuit includes identifying equivalent elements in a source netlist representing the circuit. Abstract elements are formed combining the equivalent elements of the source netlist. A reduced netlist is formed, substituting the abstract elements in the reduced netlist for the collective equivalent elements in the source netlist. Metrics or properties associated with equivalent elements of the source netlist are combined and associated, in the reduced netlist, with the abstract elements. The reduced netlist can be analyzed with results equivalent to analyzing the source netlist.Type: ApplicationFiled: May 3, 2018Publication date: August 16, 2018Inventors: Arun Joseph, Rahul M. Rao
-
Patent number: 10037156Abstract: Techniques for visualizing performance of file-based VVols and block-based VVols for aiding in administration of a data storage system operating in a virtualization environment allow performance of these different types of VVols to be visualized side-by-side using a common set of performance metrics. Thus, in one embodiment, the performances of file-based and block-based VVols are both converted into a mutually-compatible format and rendered for display together on screen.Type: GrantFiled: September 30, 2016Date of Patent: July 31, 2018Assignee: EMC IP Holding Company LLCInventors: Peiyu Zhuang, Minjie Zhang, Arun Joseph, Yue Zhao
-
Publication number: 20180210992Abstract: Aspects of the present invention include a method, system and computer program product that provides for improved localized self-heating analysis during IC design. The method includes a processor for modeling a power characteristic and a thermal resistance characteristic for each one of a plurality of locations within a cell that is being designed into an integrated circuit; for performing a self-heating analysis to determine an amount of heat at each one of the plurality of locations within the cell; and for creating a thermal profile for the cell, wherein the thermal profile includes a maximum self-heating value for each of the plurality of locations within the cell and includes an average self-heating value for the cell, and wherein the maximum self-heating value and the average self-heating value are derived from the determined amount of heat at each one of the plurality of locations within the cell.Type: ApplicationFiled: October 25, 2017Publication date: July 26, 2018Inventors: Nagashyamala R. Dhanwada, Arun Joseph, Arya Madhusoodanan, Spandana V. Rachamalla
-
Publication number: 20180210989Abstract: Aspects of the present invention include a method, system and computer program product that provides for improved localized self-heating analysis during IC design. The method includes a processor for modeling a power characteristic and a thermal resistance characteristic for each one of a plurality of locations within a cell that is being designed into an integrated circuit; for performing a self-heating analysis to determine an amount of heat at each one of the plurality of locations within the cell; and for creating a thermal profile for the cell, wherein the thermal profile includes a maximum self-heating value for each of the plurality of locations within the cell and includes an average self-heating value for the cell, and wherein the maximum self-heating value and the average self-heating value are derived from the determined amount of heat at each one of the plurality of locations within the cell.Type: ApplicationFiled: January 20, 2017Publication date: July 26, 2018Inventors: Nagashyamala R. Dhanwada, Arun Joseph, Arya Madhusoodanan, Spandana V. Rachamalla
-
Publication number: 20180210990Abstract: A computer-implemented method for computing leakage power in a semiconductor device may include generating, via a processor, a process voltage temperature (PVT)-independent power model, generating, via the processor, a PVT-dependent power model based on the PVT-independent power model, and computing, via the processor, a leakage power based on the PVT-dependent power model.Type: ApplicationFiled: January 24, 2017Publication date: July 26, 2018Inventors: Nagashyamala R. Dhanwada, Arun Joseph
-
Patent number: 10031180Abstract: A system for post-silicon leakage characterization is configured to apply a rail voltage to a hardware component; cause the hardware component to operate at a particular frequency; cause a cooling device, coupled to the hardware component, to operate at a cooling capacity; run a workload on the hardware component after applying the rail voltage, causing the hardware component to operate at a particular frequency, and causing the cooling device to operate at a particular cooling capacity; discontinue the workload and clocks of the hardware component after a temperature of the hardware component has reached a steady high point; continuously measure temperature and leakage power of the hardware component after discontinuing the workload until the temperature of the hardware component has reached a steady low point; and adjust a power management procedure for the hardware component based on measured temperature and measured leakage power of the hardware component.Type: GrantFiled: July 22, 2015Date of Patent: July 24, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Diyanesh B. Chinnakkonda Vidyapoornachary, Anand Haridass, Arun Joseph, Charles R. Lefurgy, Spandana V. Rachamalla
-
Patent number: 10007747Abstract: A processor may receive a transistor level integrated circuit (IC) design to be modelled. The processor may determine that the transistor level IC design has a first stage and a second stage. The processor may determine a first cross-current effective capacitance of the first stage and a second cross-current effective capacitance of the second stage. The processor may then determine a cross-current effective capacitance for the transistor level IC design by accumulating the first and second cross-current effective capacitances.Type: GrantFiled: August 14, 2017Date of Patent: June 26, 2018Assignee: International Business Machines CorporationInventors: Arun Joseph, Arya Madhusoodanan, Rahul M. Rao, Suriya T. Skariah
-
Patent number: 10002220Abstract: A method for analyzing power in a circuit includes identifying equivalent elements in a source netlist representing the circuit. Abstract elements are formed combining the equivalent elements of the source netlist. A reduced netlist is formed, substituting the abstract elements in the reduced netlist for the collective equivalent elements in the source netlist. Metrics or properties associated with equivalent elements of the source netlist are combined and associated, in the reduced netlist, with the abstract elements. The reduced netlist can be analyzed with results equivalent to analyzing the source netlist.Type: GrantFiled: April 27, 2016Date of Patent: June 19, 2018Assignee: International Business Machines CorporationInventors: Arun Joseph, Rahul M. Rao
-
Patent number: 9996649Abstract: A method for analyzing power in a circuit includes identifying equivalent elements in a source netlist representing the circuit. Abstract elements are formed combining the equivalent elements of the source netlist. A reduced netlist is formed, substituting the abstract elements in the reduced netlist for the collective equivalent elements in the source netlist. Metrics or properties associated with equivalent elements of the source netlist are combined and associated, in the reduced netlist, with the abstract elements. The reduced netlist can be analyzed with results equivalent to analyzing the source netlist.Type: GrantFiled: December 20, 2016Date of Patent: June 12, 2018Assignee: International Business Machines CorporationInventors: Arun Joseph, Rahul M. Rao
-
Patent number: 9990454Abstract: A system and method for enabling the estimation and mitigation of self-heating in chip designs at a much earlier stage in a design flow. The system and method provides unique characterization of each standard cell in a library for its effective thermal resistance based on the topology and layout of the cell, and brings this per standard cell instance based delta-T to be available for the timing closure tools when completing a synthesized design. Thus, at the timing closure process, the generated design is free of self heating violations. The method computes a unique thermal resistance characterization on per standard cell manner—based on the topology, function and layout of the standard cell, and uses that to compute the deltaT per instance of the design. This information is presented to a violation mitigation tool which changes the power levels of the cells, logic function to mitigate the self heating violations.Type: GrantFiled: June 3, 2016Date of Patent: June 5, 2018Assignee: International Business Machines CorporationInventors: Nagashyamala R. Dhanwada, William W. Dungan, Arun Joseph, Sungjae Lee, Arjen A. Mets, Michael R. Scheuermann, Leon J. Sigal, Richard A. Wachnick, James D. Warnock
-
Patent number: 9983814Abstract: Techniques for visualizing performance of VVols for aiding in administration of a data storage system operating in a virtualization environment allow performance of these VVols to be visualized in a highly-flexible manner. Thus, in one embodiment, the performances of all VVols within a storage container are aggregated together for easy comparison among the aggregated performances of different storage containers.Type: GrantFiled: September 30, 2016Date of Patent: May 29, 2018Assignee: EMC IP Holding Company LLCInventors: Arun Joseph, Peiyu Zhuang, Minjie Zhang, Yue Zhao
-
Publication number: 20180113612Abstract: Systems, methods, and computer-readable media are disclosed for virtualizing memory compute function resources to improve resource utilization and system performance are disclosed. A virtualized hypervisor may be provided that is configured to instantiate a respective memory function controller of each memory controller present in a system/device. The virtualized hypervisor may be further configured to maintain the memory function controllers and their corresponding memory compute functionality as shareable resources that can be allocated to system components upon request. The virtualized hypervisor may allocate a memory function controller and its corresponding memory compute functionality to a system component, and may further provide the system component with an exclusive grant of memory compute pages that can be utilized by the allocated memory function controller to execute a memory compute function to perform one or more operations (e.g., one or more computations) on behalf of the system component.Type: ApplicationFiled: October 26, 2016Publication date: April 26, 2018Inventors: Edgar R. Cordero, Anand Haridass, Arun Joseph, Diyanesh B. C. Vidyapoornachary
-
Patent number: 9916406Abstract: A processor may receive a transistor level integrated circuit (IC) design to be modelled. The processor may determine that the transistor level IC design has a first stage and a second stage. The processor may determine a first cross-current effective capacitance of the first stage and a second cross-current effective capacitance of the second stage. The processor may then determine a cross-current effective capacitance for the transistor level IC design by accumulating the first and second cross-current effective capacitances.Type: GrantFiled: August 23, 2016Date of Patent: March 13, 2018Assignee: International Business Machines CorporationInventors: Arun Joseph, Arya Madhusoodanan, Rahul M. Rao, Suriya T. Skariah
-
Publication number: 20170357274Abstract: A garment being worn by a user is optimized by altering a feature of a garment including texture, shape and size, while the garment is still being worn by the user.Type: ApplicationFiled: June 13, 2016Publication date: December 14, 2017Inventors: Aaron K. Baughman, Arun Joseph, Brian M. O'Connell, Diwesh Pandey
-
Publication number: 20170351785Abstract: A system and method for enabling the estimation and mitigation of self-heating in chip designs at a much earlier stage in a design flow. The system and method provides unique characterization of each standard cell in a library for its effective thermal resistance based on the topology and layout of the cell, and brings this per standard cell instance based delta-T to be available for the timing closure tools when completing a synthesized design. Thus, at the timing closure process, the generated design is free of self heating violations. The method computes a unique thermal resistance characterization on per standard cell manner—based on the topology, function and layout of the standard cell, and uses that to compute the deltaT per instance of the design. This information is presented to a violation mitigation tool which changes the power levels of the cells, logic function to mitigate the self heating violations.Type: ApplicationFiled: June 3, 2016Publication date: December 7, 2017Inventors: Nagashyamala R. Dhanwada, William W. Dungan, Arun Joseph, Sungjae Lee, Arjen A. Mets, Michael R. Scheuermann, Leon J. Sigal, Richard A. Wachnick, James D. Warnock
-
Publication number: 20170344678Abstract: A computer-implemented method includes receiving a unit, wherein each unit includes one or more blocks. The computer-implemented method further includes selecting one or more input pins for each of said one or more blocks. The computer-implemented method further includes assigning a numerical value to each of said one or more input pins to yield at least one numerical sequence. The computer-implemented method further includes, for each numerical sequence of the at least one numerical sequence, performing a check on the numerical sequence to yield a number of fails. The computer-implemented method further includes determining a simulation condition for power modeling of the unit based on optimizing a numerical sequence with respect to the number of fails. The computer-implemented method further includes determining a number of design errors of the unit based on the simulation condition. A corresponding computer system and computer program product are also disclosed.Type: ApplicationFiled: August 16, 2017Publication date: November 30, 2017Inventors: Anand Haridass, Arun Joseph, Pradeep Kumar Nalla, Rahul M. Rao
-
Publication number: 20170337312Abstract: A processor may receive a transistor level integrated circuit (IC) design to be modelled. The processor may determine that the transistor level IC design has a first stage and a second stage. The processor may determine a first cross-current effective capacitance of the first stage and a second cross-current effective capacitance of the second stage. The processor may then determine a cross-current effective capacitance for the transistor level IC design by accumulating the first and second cross-current effective capacitances.Type: ApplicationFiled: August 14, 2017Publication date: November 23, 2017Inventors: Arun Joseph, Arya Madhusoodanan, Rahul M. Rao, Suriya T. Skariah
-
Publication number: 20170337311Abstract: A processor may receive a transistor level integrated circuit (IC) design to be modelled. The processor may determine that the transistor level IC design has a first stage and a second stage. The processor may determine a first cross-current effective capacitance of the first stage and a second cross-current effective capacitance of the second stage. The processor may then determine a cross-current effective capacitance for the transistor level IC design by accumulating the first and second cross-current effective capacitances.Type: ApplicationFiled: August 14, 2017Publication date: November 23, 2017Inventors: Arun Joseph, Arya Madhusoodanan, Rahul M. Rao, Suriya T. Skariah