Patents by Inventor Arun Khamesra
Arun Khamesra has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11658574Abstract: An IC controller for a USB Type-C device includes a register that is programmable to store a pulse width and a frequency. A buck-boost converter of the controller includes a first high-side switch and a second high-side switch. Control logic is coupled to the register and gates of the first/second high-side switches. To perform a soft start in one of buck mode or boost mode, the control logic: causes the second high-side switch to operate in diode mode; retrieves values of the pulse width and the frequency from the register; causes the first high-side switch to turn on using pulses having the pulse width and at the frequency; detects an output voltage at the output terminal of the buck-boost converter that exceeds a threshold value; and in response to the detection, transfers control of the buck-boost converter to an error amplifier loop coupled to the control logic.Type: GrantFiled: May 6, 2021Date of Patent: May 23, 2023Assignee: Cypress Semiconductor CorporationInventors: Hariom Rai, Pulkit Shah, Arun Khamesra, Rajesh Karri, Praveen Suresh
-
Patent number: 11625355Abstract: A multi-port USB Type-C® Power Delivery (USB-C/PD) power converter for switching clock phase shifts is described herein. The multi-port USB-C/PD power converter includes a first PD port, a second PD port, and a power controller coupled to the first and second PD ports. The power controller includes a first phased clock generator to generate a first phase-shifted clock signal by shifting a clock signal by a first phase with respect to a reference clock signal, and a second phased clock generator to generate a second phase-shifted clock signal to generate a second phased-shifted clock signal by shifting the clock signal by a second phase with respect to the reference clock signal. The first PD port and the second PD port output power in response to a first control signal based on the first phase-shifted clock signal and a second control signal based on the second phase-shifted clock signal, respectively.Type: GrantFiled: August 24, 2021Date of Patent: April 11, 2023Assignee: Cypress Semiconductor CorporationInventors: Arun Khamesra, Pulkit Shah, Praveen Suresh, Hariom Rai
-
Patent number: 11527957Abstract: A mode-transition architecture for USB Type-C controllers is described herein. In an example embodiment, an integrated circuit (IC) controller includes controller includes a controller coupled to a slope compensation circuit, the controller to cause the slope compensation circuit to apply a first slope compensation to the input current in a first mode in which the buck-boost converter is operating in a discontinuous conduction mode (DCM). The controller detects a transition of the buck-boost converter from a first mode having a first duty cycle to a second mode and causes the slope compensation circuit to apply a second slope compensation to the input current. The second slope compensation starts at a maximum offset of the first slope compensation.Type: GrantFiled: January 13, 2021Date of Patent: December 13, 2022Assignee: Cypress Semiconductor CorporationInventors: Rajesh Karri, Arun Khamesra, Pulkit Shah, Hariom Rai
-
Patent number: 11416054Abstract: A device includes a USB-C controller instantiated as a first integrated circuit that includes a first set of host terminals coupled to host controllers and a second set of terminals coupled to sets of D+/D? terminals of a type-C receptacle. A D+/D? multiplexer is to selectively couple the first set of host terminals to the second set of terminals. An electrostatic discharge (ESD) protection circuit is coupled between the D+/D? multiplexer and the second set of terminals. A charger detector circuit is coupled between a positive data system terminal and a negative data system terminal of the first set of terminals, the charger detector circuit to detect whether the second set of terminals is coupled to a USB charger through the type-C receptacle.Type: GrantFiled: October 1, 2020Date of Patent: August 16, 2022Assignee: Cypress Semiconductor CorporationInventors: Anup Nayak, Karri Rajesh, Hemant P. Vispute, Arun Khamesra
-
Publication number: 20220077783Abstract: A USB-power delivery integrated circuit controller includes: one or more driver circuits configured to control operation of a buck-boost converter; a regulator configured to regulate an internal supply voltage of the controller from a variable input voltage of the buck-boost converter in a regulation mode, and to pass the variable input voltage as the internal supply voltage without regulation in a bypass mode, the regulator being in the bypass mode when the variable input voltage is below the internal supply voltage, the regulator including an amplifier and a pass transistor configured to pass a current that is inversely proportional to an output of the amplifier; a clamping circuit configured to limit an overdrive voltage of the pass transistor during an inrush current event; and an override circuit configured to deactivate the clamping circuit in the bypass mode when the current passed by the pass transistor is below a current threshold.Type: ApplicationFiled: September 3, 2021Publication date: March 10, 2022Applicant: Cypress Semiconductor CorporationInventors: Arun Khamesra, Hemant P. Vispute, Viral Brahmbhatt
-
Publication number: 20220069562Abstract: A Universal Serial Bus controller including a Vconn switch having a current controlled architecture, and method for operating the same are provided. Generally, the Vconn switch includes first and second transistors coupled in series between a Vconn terminal and a communication channel (CC) terminal, a replica switch including a source coupled to the Vconn terminal, a replica current generator including a first input coupled to a drain of the replica switch and a second input coupled to a drain of the first transistor, and a resistance control module coupled to an output of the replica current generator and including an output coupled to a gate of the second transistor. The replica current generator is operable to match a current through the replica switch to that supplied through the first and second transistors to the CC terminal, and the resistance control module is operable to control resistance of the Vconn switch.Type: ApplicationFiled: May 20, 2021Publication date: March 3, 2022Applicant: Infineon Technologies LLCInventors: Rajesh Karri, Arun Khamesra
-
Publication number: 20220069708Abstract: A mode-transition architecture for USB controllers is described herein. In an example embodiment, an integrated circuit (IC) controller includes a controller coupled to a slope compensation circuit, the controller to detect a transition of a buck-boost converter from a first mode having a first duty cycle to a second mode having a second duty cycle that is less or more than the first duty cycle. The controller controls the slope compensation circuit to nullify an error in an output caused by the transition. The controller can cause the slope compensation circuit to apply a charge stored in a capacitor during a first cycle to start a second cycle with a higher voltage than the first cycle.Type: ApplicationFiled: January 13, 2021Publication date: March 3, 2022Applicant: Cypress Semiconductor CorporationInventors: Rajesh Karri, Arun Khamesra, Pulkit Shah, Hariom Rai
-
Publication number: 20220069709Abstract: An IC controller for a USB Type-C device includes a register that is programmable to store a pulse width and a frequency. A buck-boost converter of the controller includes a first high-side switch and a second high-side switch. Control logic is coupled to the register and gates of the first/second high-side switches. To perform a soft start in one of buck mode or boost mode, the control logic: causes the second high-side switch to operate in diode mode; retrieves values of the pulse width and the frequency from the register; causes the first high-side switch to turn on using pulses having the pulse width and at the frequency; detects an output voltage at the output terminal of the buck-boost converter that exceeds a threshold value; and in response to the detection, transfers control of the buck-boost converter to an error amplifier loop coupled to the control logic.Type: ApplicationFiled: May 6, 2021Publication date: March 3, 2022Applicant: Cypress Semiconductor CorporationInventors: Hariom Rai, Pulkit Shah, Arun Khamesra, Karri Rajesh, Praveen Suresh
-
Publication number: 20220069711Abstract: An error amplifier includes an output pin coupled to a pulse width modulation (PWM) comparator of a buck-boost converter. A first transconductance amplifier adjusts an output current at the output pin and operates in a constant voltage mode. The first transconductance amplifier includes a first positive input to receive a first voltage reference and a first negative input coupled to a tap point of a voltage divider coupled between a voltage bus and a ground of the buck-boost converter. A second transconductance amplifier also adjusts the output current at the output pin and operates in a constant current mode. The second transconductance amplifier includes a second positive input to receive a second voltage reference and a second negative input coupled to a current sense amplifier, the current sense amplifier being coupled to a sense resistor positioned inline along the voltage bus.Type: ApplicationFiled: July 21, 2021Publication date: March 3, 2022Applicant: Cypress Semiconductor CorporationInventors: Rajesh Karri, Arun Khamesra
-
Publication number: 20220069713Abstract: An IC controller for USB Type-C device includes an error amplifier (EA), which includes an EA output coupled to a PWM comparator of a buck-boost converter; a first transconductance amplifier to adjust a current at the EA output, the first transconductance amplifier operating in a constant voltage mode; and a second transconductance amplifier to adjust the current at the EA output, the second transconductance amplifier operating in a constant current mode. A first set of programmable registers is to store a first set of increasingly higher transconductance values. A second set of programmable registers is to store a second set of increasingly higher transconductance values. Control logic is to: cause the first transconductance amplifier to operate while sequentially using transconductance values stored in the first set of programmable registers; and cause the second transconductance amplifier to operate while sequentially using transconductance values stored in the second set of programmable registers.Type: ApplicationFiled: August 31, 2021Publication date: March 3, 2022Applicant: Cypress Semiconductor CorporationInventors: Arun Khamesra, Hariom Rai, Rajesh Karri, Pulkit Shah
-
Publication number: 20220066980Abstract: A multi-port USB Power Delivery Type-C (USB-C/PD) power converter for switching clock phase shifts is described herein. The multi-port USB-C/PD power converter includes a first PD port, a second PD port, and a power controller coupled to the first and second PD ports. The power controller includes a first phased clock generator to generate a first phase-shifted clock signal by shifting a clock signal by a first phase with respect to a reference clock signal, and a second phased clock generator to generate a second phase-shifted clock signal to generate a second phased-shifted clock signal by shifting the clock signal by a second phase with respect to the reference clock signal. The first PD port and the second PD port output power in response to a first control signal based on the first phase-shifted clock signal and a second control signal based on the second phase-shifted clock signal, respectively.Type: ApplicationFiled: August 24, 2021Publication date: March 3, 2022Applicant: Cypress Semiconductor CorporationInventors: Arun Khamesra, Pulkit Shah, Praveen Suresh, Hariom Rai
-
Publication number: 20220069715Abstract: A mode-transition architecture for USB Type-C controllers is described herein. In an example embodiment, an integrated circuit (IC) controller includes controller includes a controller coupled to a slope compensation circuit, the controller to cause the slope compensation circuit to apply a first slope compensation to the input current in a first mode in which the buck-boost converter is operating in a discontinuous conduction mode (DCM). The controller detects a transition of the buck-boost converter from a first mode having a first duty cycle to a second mode and causes the slope compensation circuit to apply a second slope compensation to the input current. The second slope compensation starts at a maximum offset of the first slope compensation.Type: ApplicationFiled: January 13, 2021Publication date: March 3, 2022Applicant: Cypress Semiconductor CorporationInventors: Rajesh Karri, Arun Khamesra, Pulkit Shah, Hariom Rai
-
Patent number: 11223270Abstract: A synchronous switching scheme with adaptive slew control in order to adiabatically charge and discharge a capacitor to recycle charge and generate a boosted voltage on the gate of the synchronous rectifier field effect transistor (FET) is described. In one embodiment, an apparatus includes a synchronous rectifier FET coupled to a transformer, and a secondary-side controller coupled to the synchronous rectifier FET. The secondary-side controller includes a synchronous rectifier gate driver (SRGD) coupled to a gate of the synchronous rectifier FET. The SRGD is to drive the synchronous rectifier FET using the capacitor and an adaptive slew rate, and to adiabatically charge and discharge the capacitor.Type: GrantFiled: December 19, 2019Date of Patent: January 11, 2022Assignee: Cypress Semiconductor CorporationInventors: Karri Rajesh, Arun Khamesra
-
Patent number: 11201556Abstract: An AC-DC converter with synchronous rectifier (SR) architecture and method for operating the same are described. Generally, a secondary side integrated circuit (IC controller of the AC-DC converter includes a peak-detector block coupled to detect peak voltages sensed on a SR-SNS pin. The peak-detector block comprises a peak comparator, a sample-and-hold (S/H) circuit, and a DC offset circuit. The peak comparator is coupled to receive a sinusoidal input from the SR-SNS pin. The S/H circuit is coupled to sample the sinusoidal input and to provide a peak sampled voltage. The DC offset voltage circuit is coupled between the output of the S/H circuit and a reference voltage input of the peak comparator to subtract a DC offset voltage from the peak sampled voltage.Type: GrantFiled: April 15, 2020Date of Patent: December 14, 2021Assignee: Cypress Semiconductor CorporationInventors: Saravanan Murugesan, Karri Rajesh, Pulkit Shah, Arun Khamesra, Hariom Rai
-
Publication number: 20210344267Abstract: Communicating fault conditions between primary-side and secondary-side controllers of a Universal Serial Bus Power Delivery (USB-PD) device is described. The primary-side controller receives a control signal from the secondary-side controller across a galvanic isolation barrier. The primary-side controller converts the control signal into a first pulse signal and applies the first pulse signal to control a primary-side switch. When the primary-side controller detects that a first fault condition has occurred, the primary-side controller communicates a first information signal about the first fault condition to the secondary-side controller across the galvanic isolation barrier. The first information signal is generated by converting the control signal into a second pulse signal having a different pulse width than the first pulse signal. The primary-side controller applies the second pulse signal to control the primary-side power switch.Type: ApplicationFiled: March 10, 2021Publication date: November 4, 2021Applicant: Cypress Semiconductor CorporationInventors: Arun Khamesra, Hariom Rai, Pulkit Shah
-
Patent number: 11165362Abstract: An AC-DC converter with synchronous rectifier (SR) architecture and method for operating the same are described. Generally, a secondary side IC controller of the AC-DC converter includes a SR-SNS pin coupled to a peak-detector block, a zero-crossing block, and a calibration block. The calibration block is configured to: measure a loop turn-around delay (Tloop), a time (Tpkpk) between two successive peak voltages detected on the SR-SNS pin, and a time (Tzpk) from when the voltage sensed on the SR-SNS pin crosses zero voltage to when a peak voltage is detected on the SR-SNS pin; and set timing for a signal to turn on a power switch in a primary side of the AC-DC converter based at least on Tloop, Tpkpk, and Tzpk.Type: GrantFiled: April 15, 2020Date of Patent: November 2, 2021Assignee: Cypress Semiconductor CorporationInventors: Arun Khamesra, Hariom Rai
-
Patent number: 11139743Abstract: An AC-DC converter with synchronous rectifier (SR) architecture and method for operating the same are described. Generally, a secondary side integrated circuit (IC) controller of the AC-DC converter includes a SR-SNS pin, a VBUS_IN pin, a first voltage-to-current converter, a sample-and-hold (S/H) circuit, a second voltage-to-current converter, and a signal generation circuit. The first voltage-to-current converter is coupled to remove a component of the output bus voltage sensed on the VBUS_IN pin from the voltage sensed on the SR-SNS pin. The S/H circuit is coupled to sample the voltage sensed on the SR-SNS pin and to provide a sampled voltage. The second voltage-to-current converter is coupled to convert the sampled voltage to a feed-forward current. The signal generation circuit is coupled to receive the feed-forward current and to generate feed-forward signals used to control operation of a primary side of the AC-DC converter.Type: GrantFiled: May 26, 2020Date of Patent: October 5, 2021Assignee: Cypress Semiconductor CorporationInventors: Partha Mondal, Hemant P. Vispute, Arun Khamesra, Hariom Rai, Pulkit Shah
-
Patent number: 11121635Abstract: An AC-DC converter with synchronous rectifier (SR) architecture and method for operating the same are described. Generally, a secondary side IC controller of the AC-DC converter includes a SR-SNS pin coupled to a peak-detector block, a zero-crossing block, and a calibration block. The calibration block is configured to: measure a loop turn-around delay (Tloop), a time (Tpkpk) between two successive peak voltages detected on the SR-SNS pin, and a time (Tzpk) from when the voltage sensed on the SR-SNS pin crosses zero voltage to when a peak voltage is detected on the SR-SNS pin; and set timing for a signal to turn on a power switch in a primary side of the AC-DC converter based at least on Tloop, Tpkpk, and Tzpk.Type: GrantFiled: April 15, 2020Date of Patent: September 14, 2021Assignee: Cypress Semiconductor CorporationInventors: Arun Khamesra, Hariom Rai
-
Patent number: 10990560Abstract: A USB-C controller, disposed on an integrated circuit (IC), comprises a first pair of terminals to communicate with a first communication protocol that is other than USB, a second pair of terminals to communicate with a second communication protocol that is other than USB, and a third pair of terminals, each of which is to be coupled to a corresponding SBU1 terminal or SBU2 terminal of a Type-C receptacle. The USB-C controller further includes: a multiplexer to selectively couple the first pair of terminals to the third pair of terminals and the second pair of terminals to the third pair of terminals: and logic to control the multiplexer according to a mode enabled within a configuration channel (CC) signal.Type: GrantFiled: May 17, 2019Date of Patent: April 27, 2021Assignee: Cypress Semiconductor CorporationInventors: Arun Khamesra, Anup Nayak, Partha Mondal, Hemant Prakash Vispute, Ravi Konduru
-
Patent number: 10971990Abstract: Techniques for avoiding false negative sense (NSN) detection in a flyback AC-DC converter are described herein. In an example embodiment, a secondary side controller of the AC-DC converter comprises a frequency detector, a negative sense detector, and control logic. The frequency detector is configured to determine a frequency of an input signal from the drain node of a synchronous rectifier (SR) circuit on the secondary side of the AC-DC converter. The negative sense detector is configured to determine a negative voltage of the input signal. The control logic is configured to: enable the negative sense detector, when the frequency of the input signal rises above a frequency threshold value; and turn on the SR circuit to transfer power to the secondary side of the AC-DC converter, when the negative voltage of the input signal falls below a voltage threshold value.Type: GrantFiled: December 5, 2019Date of Patent: April 6, 2021Assignee: Cypress Semiconductor CorporationInventors: Karri Rajesh, Arun Khamesra