Patents by Inventor Bong Soo Kim
Bong Soo Kim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20210057735Abstract: A sulfur-carbon composite, a preparation method thereof, a positive electrode, and a lithium secondary battery including the same are disclosed. The sulfur-carbon composite has a fluorine-based surfactant and sulfur sequentially forming a double coating layer on the surface of a porous carbon material and/or on an inner surface of pores of the porous carbon material, and thus when the sulfur-carbon composite is applied to a positive electrode of a lithium secondary battery, for example, a lithium-sulfur secondary battery, the fluorine-based surfactant can be slowly dissolved to prevent deterioration of lithium contained in the negative electrode, and the surface energy of the electrolyte solution can be lowered to improve the wettability of the positive electrode, thereby improving the lifetime of the battery.Type: ApplicationFiled: July 29, 2019Publication date: February 25, 2021Applicant: LG CHEM, LTD.Inventors: Bong Soo KIM, Soohyun KIM, Sun Mi JIN
-
Patent number: 10910378Abstract: Semiconductor memory devices may include first and second stacks on a substrate and first and second interconnection lines on the first and second stacks. Each of the first and second stacks may include semiconductor patterns vertically stacked on the substrate, conductive lines connected to the semiconductor patterns, respectively, and a gate electrode that is adjacent to the semiconductor patterns and extends in a vertical direction. The first stack may include a first conductive line and a first gate electrode, and the second stack may include a second conductive line and a second gate electrode. Lower surfaces of the first and second conductive lines may be coplanar. The first interconnection line may be electrically connected to at least one of the first and second conductive lines. The second interconnection line may be electrically connected to at least one of the first and second gate electrodes.Type: GrantFiled: February 6, 2019Date of Patent: February 2, 2021Inventors: Kiseok Lee, Bong-Soo Kim, Jiyoung Kim, Hui-Jung Kim, Seokhan Park, Hunkook Lee, Yoosang Hwang
-
Patent number: 10896966Abstract: A semiconductor device includes a substrate including a first region and a second region, a buried gate structure located on a first recess in the first region of the substrate, and a recess gate structure located on a second recess in the second region of the substrate, wherein the buried gate structure is buried in the substrate, an upper portion of the recess gate structure is not buried in the substrate, and a first work function adjustment layer in the buried gate structure may include a material identical to a material included in a second work function layer of the recess gate structure.Type: GrantFiled: April 16, 2019Date of Patent: January 19, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dong-jin Lee, Bong-soo Kim, Ji-young Kim, Ho-rim Yoo
-
Publication number: 20210013046Abstract: A method includes forming hard mask patterns by depositing a support mask layer, a polycrystalline silicon layer, and a hard mask layer on a substrate and etching the hard mask layer, forming pre-polycrystalline silicon patterns by etching the polycrystalline silicon layer using the hard mask patterns as an etch mask, oxidizing side surfaces of the pre-polycrystalline silicon patterns to form polycrystalline silicon patterns and a silicon oxide layer, forming spacer patterns covering sides of the silicon oxide layer, forming a sacrificial layer on a top surface of the support mask layer to cover the silicon oxide layer and the spacer patterns, etching the sacrificial layer and the silicon oxide layer, forming support mask patterns by etching the support mask layer using the polycrystalline silicon patterns and the spacer patterns as an etch mask, and forming activation pins by etching the substrate using the support mask patterns as an etch mask.Type: ApplicationFiled: September 25, 2020Publication date: January 14, 2021Inventors: Sung-Min PARK, Se Myeong JANG, Bong Soo KIM, Je Min PARK
-
Patent number: 10886246Abstract: A fan-out semiconductor package includes: a frame including first to third insulating layers, a first wiring layer disposed on a first surface of the first insulating layer and embedded in the second insulating layer, and a second wiring layer disposed on the third insulating layer, and having a through-hole penetrating through the first to third insulating layers; a semiconductor chip disposed in the through-hole and having an active surface on which connection pads are disposed and an inactive surface opposing the active surface; an encapsulant covering at least portions of each of the frame and the semiconductor chip and filling at least portions of the through-hole; and a connection structure disposed on the frame and the active surface of the semiconductor chip and including redistribution layers electrically connected to the connection pads. The first and second wiring layers are electrically connected to the connection pads.Type: GrantFiled: March 13, 2019Date of Patent: January 5, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Bong Soo Kim
-
Patent number: 10867802Abstract: A method includes forming hard mask patterns by depositing a support mask layer, a polycrystalline silicon layer, and a hard mask layer on a substrate and etching the hard mask layer, forming pre-polycrystalline silicon patterns by etching the polycrystalline silicon layer using the hard mask patterns as an etch mask, oxidizing side surfaces of the pre-polycrystalline silicon patterns to form polycrystalline silicon patterns and a silicon oxide layer, forming spacer patterns covering sides of the silicon oxide layer, forming a sacrificial layer on a top surface of the support mask layer to cover the silicon oxide layer and the spacer patterns, etching the sacrificial layer and the silicon oxide layer, forming support mask patterns by etching the support mask layer using the polycrystalline silicon patterns and the spacer patterns as an etch mask, and forming activation pins by etching the substrate using the support mask patterns as an etch mask.Type: GrantFiled: January 17, 2019Date of Patent: December 15, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Min Park, Se Myeong Jang, Bong Soo Kim, Je Min Park
-
Publication number: 20200388625Abstract: A semiconductor memory device comprises a stack structure including a plurality of layers vertically stacked on a substrate. Each of the plurality of layers includes a first dielectric layer, a semiconductor layer, and a second dielectric layer that are sequentially stacked, and a first conductive line in the second dielectric layer and extending in a first direction. The device also comprises a second conductive line extending vertically through the stack structure, and a capacitor in the stack structure and spaced apart from the second conductive line. The semiconductor layer comprises semiconductor patterns extending in a second direction intersecting the first direction between the first conductive line and the substrate. The second conductive line is between a pair of the semiconductor patterns adjacent to each other in the first direction. An end of each of the semiconductor patterns is electrically connected to a first electrode of the capacitor.Type: ApplicationFiled: August 24, 2020Publication date: December 10, 2020Inventors: Kiseok Lee, Junsoo Kim, Hui-Jung Kim, Bong-Soo Kim, Satoru Yamada, Kyupil Lee, Sunghee Han, HyeongSun Hong, Yoosang Hwang
-
Patent number: 10861854Abstract: Semiconductor memory devices are provided. A semiconductor memory device includes a substrate. The semiconductor memory device includes a plurality of memory cell transistors vertically stacked on the substrate. The semiconductor memory device includes a first conductive line connected to a source region of at least one of the plurality of memory cell transistors. The semiconductor memory device includes a second conductive line connected to a plurality of gate electrodes of the plurality of memory cell transistors. Moreover, the semiconductor memory device includes a data storage element connected to a drain region of the at least one of the plurality of memory cell transistors.Type: GrantFiled: December 9, 2019Date of Patent: December 8, 2020Inventors: Jiyoung Kim, Kiseok Lee, Bong-Soo Kim, Junsoo Kim, Dongsoo Woo, Kyupil Lee, HyeongSun Hong, Yoosang Hwang
-
Patent number: 10784272Abstract: A semiconductor memory device comprises a stack structure including a plurality of layers vertically stacked on a substrate. Each of the plurality of layers includes a first dielectric layer, a semiconductor layer, and a second dielectric layer that are sequentially stacked, and a first conductive line in the second dielectric layer and extending in a first direction. The device also comprises a second conductive line extending vertically through the stack structure, and a capacitor in the stack structure and spaced apart from the second conductive line. The semiconductor layer comprises semiconductor patterns extending in a second direction intersecting the first direction between the first conductive line and the substrate. The second conductive line is between a pair of the semiconductor patterns adjacent to each other in the first direction. An end of each of the semiconductor patterns is electrically connected to a first electrode of the capacitor.Type: GrantFiled: July 5, 2018Date of Patent: September 22, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Kiseok Lee, Junsoo Kim, Hui-Jung Kim, Bong-Soo Kim, Satoru Yamada, Kyupil Lee, Sunghee Han, HyeongSun Hong, Yoosang Hwang
-
Publication number: 20200243532Abstract: An integrated circuit device may include a support pattern over a substrate, a lower electrode pattern and a dielectric structure over the substrate, and an upper electrode structure on the dielectric structure. The support pattern may include a first support structure extending in a vertical direction. The lower electrode pattern may be between the support pattern and the dielectric structure. The lower electrode pattern may include a first group of N (e.g., an integer of 4 or more) lower electrodes that are spaced apart from each other and may extend in the vertical direction to a first level above the substrate. The dielectric structure may include a first dielectric protrusion that extends in the vertical direction and surrounds the first support structure and the first group of N lower electrodes. The upper electrode structure may include a first upper electrode protrusion that surrounds the first dielectric protrusion.Type: ApplicationFiled: April 17, 2020Publication date: July 30, 2020Applicant: Samsung Electronics Co., Ltd.Inventors: Hui-Jung KIM, Sung-hee HAN, Ki-seok LEE, Bong-Soo KIM, Yoo-sang HWANG
-
Patent number: 10720211Abstract: A semiconductor device includes: a first memory section, a first peripheral circuit section, and a second peripheral circuit section that are disposed on a substrate; and a second memory section and a wiring section that are stacked on the second peripheral circuit section, wherein the first memory section includes a plurality of first memory cells, each of the first memory cells including a cell transistor and a capacitor connected to the cell transistor, the second memory section includes a plurality of second memory cells, each of the second memory cells including a variable resistance element and a select element coupled in series to each other, and the wiring section includes a plurality of line patterns, wherein the line patterns and the second memory cells are higher than the capacitor with respect to the substrate.Type: GrantFiled: July 1, 2019Date of Patent: July 21, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sungwoo Kim, Bong-Soo Kim, Youngbae Kim, Kijae Hur, Gwanhyeob Koh, Hyeongsun Hong, Yoosang Hwang
-
Patent number: 10720682Abstract: An encapsulation structure for preventing thermal damage to a battery includes a cooling module air guide formed on a front outer peripheral surface of a cooling module so as to protrude in a forward direction of a vehicle; an outside air line communicating with the cooling module air guide such that outside air flowing into the cooling module air guide is introduced through the outside air line; and a battery case formed to enclose the battery. The battery case communicates with the outside air line.Type: GrantFiled: November 9, 2016Date of Patent: July 21, 2020Assignee: Hyundai Motor CompanyInventors: Dang-Hee Park, Yong-Beom Park, Bong-Soo Kim
-
Patent number: 10714565Abstract: A semiconductor device including a plurality of pillars on a semiconductor substrate; and a support pattern in contact with some lateral surfaces of the pillars and connecting the pillars with one another, wherein the support pattern includes openings that expose other lateral surfaces of the pillars, each of the pillars includes a first pillar upper portion in contact with the support pattern and a second pillar upper portion spaced apart from the support pattern, and the second pillar upper portion has a concave slope.Type: GrantFiled: October 4, 2019Date of Patent: July 14, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Ki-hyung Nam, Bong-Soo Kim, Yoosang Hwang
-
Publication number: 20200219885Abstract: Semiconductor memory devices are provided. A semiconductor memory device includes an isolation layer in a first trench and a first gate electrode portion on the isolation layer. The semiconductor memory device includes a second gate electrode portion in a second trench. In some embodiments, the second gate electrode portion is wider, in a direction, than the first gate electrode portion. Moreover, in some embodiments, an upper region of the second trench is spaced apart from the first trench by a greater distance, in the direction, than a lower region of the second trench. Related methods of forming semiconductor memory devices are also provided.Type: ApplicationFiled: March 16, 2020Publication date: July 9, 2020Inventors: Hui-Jung Kim, Min Hee Cho, Bong-Soo Kim, Junsoo Kim, Satoru Yamada, Wonsok Lee, Yoosang Hwang
-
Publication number: 20200220015Abstract: A semiconductor device including an active region extending in a first direction on a substrate; a gate structure intersecting the active region and extending in a second direction on the substrate; and a source/drain region on the active region and at least one side of the gate structure, wherein the source/drain region includes a plurality of first epitaxial layers spaced apart from each other in the first direction, the plurality of first epitaxial layers including first impurities of a first conductivity type; and a second epitaxial layer filling a space between the plurality of first epitaxial layers, the second epitaxial layer including second impurities of the first conductivity type.Type: ApplicationFiled: October 10, 2019Publication date: July 9, 2020Inventors: Sung Uk JANG, Ki Hwan KIM, Su Jin JUNG, Bong Soo KIM, Young Dae CHO
-
Patent number: 10699996Abstract: A fan-out semiconductor package includes: a core member having a through-hole; a semiconductor chip disposed in the through-hole of the core member and having an active surface having connection pads disposed thereon and an inactive surface opposing the active surface; an encapsulant covering at least portions of the core member and the semiconductor chip and filling at least portions of the through-hole; and a connection member disposed on the core member and the active surface of the semiconductor chip and including a redistribution layer electrically connected to the connection pads. The core member has a recess portion penetrating through at least portions of the core member, and at least a portion of the recess portion is filled with the encapsulant.Type: GrantFiled: July 17, 2018Date of Patent: June 30, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Bong Soo Kim
-
Publication number: 20200203215Abstract: A semiconductor device includes a first trench on the device region, a first device isolation layer in the first trench and defining an active pattern of the device region, a second trench on the interface region, and a second device isolation layer in the second trench. The second isolation layer includes a buried dielectric pattern, a dielectric liner pattern on the buried dielectric pattern, and a first gap-fill dielectric pattern on the dielectric liner pattern. The buried dielectric pattern includes a floor segment on a floor of the second trench, and a sidewall segment on a sidewall of the second trench. The sidewall segment has a thickness different from a thickness of the floor segment.Type: ApplicationFiled: August 8, 2019Publication date: June 25, 2020Applicant: Samsung Electronics Co., Ltd.Inventors: Semyeong JANG, Bong-Soo KIM, Heejae CHAE
-
Publication number: 20200203354Abstract: A semicondcutor memory device may include a substrate, a bit line structure extending in one direction on the substrate, the bit line structure including a sidewall, a storage node contact on the sidewall of the bit line structure, first and second spacers between the sidewall of the bit line structure and the storage node contact, the first spacer separated from the second spacer by a space between the first spacer and the second spacer, an interlayer dielectric layer on the bit line structure, the interlayer dielectric layer including a bottom surface, a spacer capping pattern extending downward from the bottom surface of the interlayer dielectric layer toward the space between the first and second spacers, and a landing pad structure penetrating the interlayer dielectric layer, the landing pad structure coupled to the storage node contact.Type: ApplicationFiled: July 9, 2019Publication date: June 25, 2020Applicant: Samsung Electronics Co., Ltd.Inventors: Dongjun Lee, Sang Chul Shin, Bong-soo Kim, Jiyoung Kim
-
Patent number: 10665498Abstract: A semiconductor device, including an active region defined in a semiconductor substrate; a first contact plug on the semiconductor substrate, the first contact plug being connected to the active region; a bit line on the semiconductor substrate, the bit line being adjacent to the first contact plug; a first air gap spacer between the first contact plug and the bit line; a landing pad on the first contact plug; a blocking insulating layer on the bit line; and an air gap capping layer on the first air gap spacer, the air gap capping layer vertically overlapping the first air gap spacer, the air gap capping layer being between the blocking insulating layer and the landing pad, an upper surface of the blocking insulating layer being at a height equal to or higher than an upper surface of the landing pad.Type: GrantFiled: June 29, 2016Date of Patent: May 26, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Eun-Jung Kim, Bong-Soo Kim, Yong-Kwan Kim, Sung-Hee Han, Yoo-Sang Hwang
-
Publication number: 20200161294Abstract: A semiconductor device is provided. The semiconductor device includes a first substrate, an active region defined by an isolation film in the first substrate, an oxide semiconductor layer on the first substrate in the active region, and not comprising silicon, a recess inside the oxide semiconductor layer, and a gate structure filling the recess, comprising a gate electrode and a capping film on the gate electrode, and having an upper surface on a same plane as an upper surface of the active region.Type: ApplicationFiled: October 23, 2019Publication date: May 21, 2020Applicant: Samsung Electronics Co., Ltd.Inventors: Dong Jin LEE, Ji Young KIM, Bong Soo KIM, Hyeon Kyun NOH, Moon Young JEONG