Patents by Inventor Cem Basceri
Cem Basceri has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7517758Abstract: The invention includes methods of forming epitaxial silicon-comprising material and methods of forming vertical transistors. In one implementation, a method of forming epitaxial silicon-comprising material includes providing a substrate comprising monocrystalline material. A first portion of the monocrystalline material is outwardly exposed while a second portion of the monocrystalline material is masked. A first silicon-comprising layer is epitaxially grown from the exposed monocrystalline material of the first portion and not from the monocrystalline material of the masked second portion. After growing the first silicon-comprising layer, the second portion of the monocrystalline material is unmasked. A second silicon-comprising layer is then epitaxially grown from the first silicon-comprising layer and from the unmasked monocrystalline material of the second portion. Other aspects and implementations are contemplated.Type: GrantFiled: October 20, 2005Date of Patent: April 14, 2009Assignee: Micron Technology, Inc.Inventors: Nirmal Ramaswamy, Gurtej S. Sandhu, Cem Basceri, Eric R. Blomiley
-
Publication number: 20090061080Abstract: A method for forming a metal/metal oxide structure that includes forming metal oxide regions, e.g. ruthenium oxide regions, at grain boundaries of a metal layer, e.g., platinum. Preferably, the metal oxide regions are formed by diffusion of oxygen through grain boundaries of the metal layer, e.g., platinum, to oxidize a metal layer thereon, e.g, ruthenium layer. The structure is particularly advantageous for use in capacitor structures and memory devices, such as dynamic random access memory (DRAM) devices.Type: ApplicationFiled: October 9, 2008Publication date: March 5, 2009Applicant: MICRON TECHNOLOGY, INC.Inventors: Cem Basceri, Gurtej Sandhu
-
Patent number: 7498057Abstract: A deposition method includes positioning a substrate within a deposition chamber defined at least in part by chamber walls. At least one of the chamber walls comprises a chamber surface having a plurality of purge gas inlets to the chamber therein. A process gas is provided over the substrate effective to deposit a layer onto the substrate. During such providing, a material adheres to the chamber surface. Reactive purge gas is emitted to the deposition chamber from the purge gas inlets effective to form a reactive gas curtain over the chamber surface and away from the substrate, with such reactive gas reacting with such adhering material. Further implementations are contemplated.Type: GrantFiled: March 8, 2005Date of Patent: March 3, 2009Assignee: Micron Technology, Inc.Inventors: Demetrius Sarigiannis, Garo J. Derderian, Cem Basceri, Gurtej S. Sandhu, F. Daniel Gealy, Chris M. Carlson
-
Patent number: 7488514Abstract: A chemical vapor deposition method of forming a barium strontium titanate comprising dielectric layer. A substrate is positioned within a reactor. Barium and strontium are provided within the reactor by flowing at least one metal organic precursor to the reactor. Titanium is provided within the reactor. At least one oxidizer is flowed to the reactor under conditions effective to deposit a barium strontium titanate comprising dielectric layer on the substrate. In one implementation, the oxidizer comprises H2O. In one implementation, the oxidizer comprises H2O2. In one implementation, the oxidizer comprises at least H2O and at least another oxidizer selected from the group consisting of O2, O3, NOx, N2O, and H2O2, where “x” is at least 1. In one implementation, the oxidizer comprises at least H2O2 and at least another oxidizer selected from the group consisting of O2, O3, NOx, and N2O, where “x” is at least 1.Type: GrantFiled: January 3, 2005Date of Patent: February 10, 2009Assignee: Micron Technology, Inc.Inventors: Cem Basceri, Nancy Alzola
-
Patent number: 7485512Abstract: A method of compensating resistivity of a near-surface region of a substrate includes epitaxially growing a buffer layer on the substrate, wherein the buffer is grown as having a dopant concentration as dependent on resistivity and conductivity of the substrate, so as to deplete residual or excess charge within the near-surface region of the substrate. The dopant profile of the buffer layer be smoothly graded, or may consist of sub-layers of different dopant concentration, to also provide a highly resistive upper portion of the buffer layer ideal for subsequent device growth. Also, the buffer layer may be doped with carbon, and aluminum may be used to getter the carbon during epitaxial growth.Type: GrantFiled: June 26, 2006Date of Patent: February 3, 2009Assignee: Cree, Inc.Inventors: Christopher Harris, Thomas Gehrke, T. Warren Weeks, Jr., Cem Basceri, Elif Berkman
-
Patent number: 7482239Abstract: In one implementation, an opening within a capacitor electrode forming layer is formed over a substrate. A spacing layer is deposited over the capacitor electrode forming layer to within the opening over at least upper portions of sidewalls of the opening. The spacing layer is formed to be laterally thicker at an elevationally outer portion within the opening as compared to an elevationally inner portion within the opening. A spacer is formed within the opening by anisotropically etching the spacing layer. The spacer is laterally thicker at an elevationally outer portion within the opening as compared to an elevationally inner portion within the opening. After forming a first capacitor electrode layer laterally over the spacer, at least a portion of the spacer is removed and a capacitor dielectric region and a second capacitor electrode layer are formed over the first capacitor electrode layer.Type: GrantFiled: August 31, 2006Date of Patent: January 27, 2009Assignee: Micron Technology, Inc.Inventors: Cem Basceri, Gurtej S. Sandhu
-
Patent number: 7457184Abstract: A capacitor structure having a dielectric layer disposed between two conductive electrodes, wherein the dielectric layer contains at least one charge trap site corresponding to a specific energy state. The energy states may be used to distinguish memory states for the capacitor structure, allowing the invention to be used as a memory device. A method of forming the trap cites involves an atomic layer deposition of a material at pre-determined areas in the dielectric layer.Type: GrantFiled: March 27, 2006Date of Patent: November 25, 2008Assignee: Micron Technology, Inc.Inventors: Cem Basceri, Gurtej Sandhu
-
Patent number: 7453115Abstract: A capacitor structure having a dielectric layer disposed between two conductive electrodes, wherein the dielectric layer contains at least one charge trap site corresponding to a specific energy state. The energy states may be used to distinguish memory states for the capacitor structure, allowing the invention to be used as a memory device. A method of forming the trap cites involves an atomic layer deposition of a material at pre-determined areas in the dielectric layer.Type: GrantFiled: March 27, 2006Date of Patent: November 18, 2008Assignee: Micron Technology, Inc.Inventors: Cem Basceri, Gurtej Sandhu
-
Patent number: 7444934Abstract: High resolution patterns provided on a surface of a semiconductor substrate and methods of direct printing of such high resolution patterns are disclosed. The high resolution patterns may have dimensions less than 0.1 micron and are formed by a direct writing method employing a supercritical fluid comprising nanometer-sized particles, which may be optionally electrically charged.Type: GrantFiled: May 24, 2005Date of Patent: November 4, 2008Assignee: Micron Technology, Inc.Inventors: Gurtej Sandhu, Cem Basceri
-
Publication number: 20080268633Abstract: Some embodiments include methods of titanium deposition in which a silicon-containing surface and an electrically insulative surface are both exposed to titanium-containing material, and in which such exposure forms titanium suicide from the silicon-containing surface while not depositing titanium onto the electrically insulative surface. The embodiments may include atomic layer deposition processes, and may include a hydrogen pre-treatment of the silicon-containing surfaces to activate the surfaces for reaction with the titanium-containing material. Some embodiments include methods of titanium deposition in which a semiconductor material surface and an electrically insulative surface are both exposed to titanium-containing material, and in which a titanium-containing film is uniformly deposited across both surfaces.Type: ApplicationFiled: April 27, 2007Publication date: October 30, 2008Inventors: Joel A. Drewes, Cem Basceri, Demetrius Sarigiannis
-
Publication number: 20080268591Abstract: A method of forming a capacitor includes forming a first capacitor electrode over a semiconductor substrate. A capacitor dielectric region is formed onto the first capacitor electrode. The capacitor dielectric region has an exposed oxide containing surface. The exposed oxide containing surface of the capacitor dielectric region is treated with at least one of a borane or a silane. A second capacitor electrode is deposited over the treated oxide containing surface. The second capacitor electrode has an inner metal surface contacting against the treated oxide containing surface. Other aspects and implementations are contemplated.Type: ApplicationFiled: December 12, 2007Publication date: October 30, 2008Inventors: Matthew W Miller, Cem Basceri
-
Patent number: 7442977Abstract: This invention includes gated field effect devices, and methods of forming gated field effect devices. In one implementation, a gated field effect device includes a pair of source/drain regions having a channel region therebetween. A gate is received proximate the channel region between the source/drain regions. The gate has a gate width between the source/drain regions. A gate dielectric is received intermediate the channel region and the gate. The gate dielectric has at least two different regions along the width of the gate. The different regions are characterized by different materials which are effective to define the two different regions to have different dielectric constants k. Other aspects and implementations are contemplated.Type: GrantFiled: October 19, 2005Date of Patent: October 28, 2008Assignee: Micron Technology, Inc.Inventors: Cem Basceri, H. Montgomery Manning, Gurtej S. Sandhu, Kunal R. Parekh
-
Patent number: 7439136Abstract: The invention includes methods of forming epitaxial silicon-comprising material and methods of forming vertical transistors. In one implementation, a method of forming epitaxial silicon-comprising material includes providing a substrate comprising monocrystalline material. A first portion of the monocrystalline material is outwardly exposed while a second portion of the monocrystalline material is masked. A first silicon-comprising layer is epitaxially grown from the exposed monocrystalline material of the first portion and not from the monocrystalline material of the masked second portion. After growing the first silicon-comprising layer, the second portion of the monocrystalline material is unmasked. A second silicon-comprising layer is then epitaxially grown from the first silicon-comprising layer and from the unmasked monocrystalline material of the second portion. Other aspects and implementations are contemplated.Type: GrantFiled: March 29, 2007Date of Patent: October 21, 2008Assignee: Micron Technology, Inc.Inventors: Nirmal Ramaswamy, Gurtej S. Sandhu, Cem Basceri, Eric R. Blomiley
-
Patent number: 7436067Abstract: A method for forming a metal/metal oxide structure that includes forming metal oxide regions, e.g., ruthenium oxide regions, at grain boundaries of a metal layer, e.g., platinum. Preferably, the metal oxide regions are formed by diffusion of oxygen through grain boundaries of the metal layer, e.g., platinum, to oxidize a metal layer thereon, e.g., ruthenium layer. The structure is particularly advantageous for use in capacitor structures and memory devices, such as dynamic random access memory (DRAM) devices.Type: GrantFiled: June 7, 2005Date of Patent: October 14, 2008Assignee: Micron Technology, Inc.Inventors: Cem Basceri, Gurtej Sandhu
-
Publication number: 20080241386Abstract: The invention includes an atomic layer deposition method of forming a layer of a deposited composition on a substrate. The method includes positioning a semiconductor substrate within an atomic layer deposition chamber. On the substrate, an intermediate composition monolayer is formed, followed by a desired deposited composition from reaction with the intermediate composition, collectively from flowing multiple different composition deposition precursors to the substrate within the deposition chamber. A material adheres to a chamber internal component surface from such sequentially forming. After such sequentially forming, a reactive gas flows to the chamber which is different in composition from the multiple different deposition precursors and which is effective to react with such adhering material. After the reactive gas flowing, such sequentially forming is repeated. Further implementations are contemplated.Type: ApplicationFiled: May 5, 2008Publication date: October 2, 2008Applicant: MICRON TECHNOLOGY, INC.Inventors: Demetrius Sarigiannis, Garo J. Derderian, Cem Basceri, Gurtej S. Sandhu, F. Daniel Gealy, Chris M. Carlson
-
Patent number: 7422635Abstract: The present disclosure suggests several systems and methods for batch processing of microfeature workpieces, e.g., semiconductor wafers or the like. One exemplary implementation provides a method of depositing a reaction product on each of a batch of workpieces positioned in a process chamber in a spaced-apart relationship. A first gas may be delivered to an elongate first delivery conduit that includes a plurality of outlets spaced along a length of the conduit. A first gas flow may be directed by the outlets to flow into at least one of the process spaces between adjacent workpieces along a first vector that is transverse to the direction in which the workpieces are spaced. A second gas may be delivered to an elongate second delivery conduit that also has outlets spaced along its length. A second gas flow of the second gas may be directed by the outlets to flow into the process spaces along a second vector that is transverse to the first direction.Type: GrantFiled: August 28, 2003Date of Patent: September 9, 2008Assignee: Micron Technology, Inc.Inventors: Lingyi A. Zheng, Trung T. Doan, Lyle D. Breiner, Er-Xuan Ping, Kevin L. Beaman, Ronald A. Weimer, David J. Kubista, Cem Basceri
-
Patent number: 7414297Abstract: The invention includes methods of forming rugged electrically conductive surfaces. In one method, a layer is formed across a substrate and subsequently at least partially dissociated to form gaps extending to the substrate. An electrically conductive surface is formed to extend across the at least partially dissociated layer and within the gaps. The electrically conductive surface has a rugged topography imparted by the at least partially dissociated layer and the gaps. The topographically rugged surface can be incorporated into capacitor constructions. The capacitor constructions can be incorporated into DRAM cells, and such DRAM cells can be incorporated into electrical systems.Type: GrantFiled: September 21, 2007Date of Patent: August 19, 2008Assignee: Micron Technology, Inc.Inventors: Marsela Pontoh, Cem Basceri, Thomas M. Graettinger
-
Patent number: 7411254Abstract: The invention includes methods of forming conductive metal silicides by reaction of metal with silicon. In one implementation, such a method includes providing a semiconductor substrate comprising an exposed elemental silicon containing surface. At least one of a crystalline form TiN, WN, elemental form W, or SiC comprising layer is deposited onto the exposed elemental silicon containing surface to a thickness no greater than 50 Angstroms. Such layer is exposed to plasma and a conductive reaction layer including at least one of an elemental metal or metal rich silicide is deposited onto the plasma exposed layer.Type: GrantFiled: September 29, 2005Date of Patent: August 12, 2008Assignee: Micron Technology, Inc.Inventors: Garo J. Derderian, Cem Basceri
-
Patent number: 7399499Abstract: Methods for depositing material onto workpieces, methods of controlling the delivery of gases in deposition processes, and apparatus for depositing materials onto workpieces. One embodiment of a method for depositing material onto a workpiece comprises placing a micro-device workpiece having a plurality of submicron features in a reactor proximate to outlet ports of a gas distributor in the reactor. This method also includes flowing a gas from a gas supply to a closed compartment of the reactor until the gas reaches a desired pressure within the compartment, and subsequently dispensing the gas from the outlet ports of the gas distributor. The compartment can be in a reaction chamber of the reactor or outside of the reaction chamber. The gas can be dispensed from the outlet ports by opening an outlet valve between the compartment and the outlet ports while also physically displacing the gas from the compartment.Type: GrantFiled: April 18, 2005Date of Patent: July 15, 2008Assignee: Micron Technology, Inc.Inventor: Cem Basceri
-
Patent number: 7396570Abstract: Chemical vapor deposition methods of forming titanium silicide including layers on substrates are disclosed. TiCl4 and at least one silane are first fed to the chamber at or above a first volumetric ratio of TiCl4 to silane for a first period of time. The ratio is sufficiently high to avoid measurable deposition of titanium silicide on the substrate. Alternately, no measurable silane is fed to the chamber for a first period of time. Regardless, after the first period, TiCl4 and at least one silane are fed to the chamber at or below a second volumetric ratio of TiCl4 to silane for a second period of time. If at least one silane was fed during the first period of time, the second volumetric ratio is lower than the first volumetric ratio. Regardless, the second feeding is effective to plasma enhance chemical vapor deposit a titanium silicide including layer on the substrate.Type: GrantFiled: March 30, 2006Date of Patent: July 8, 2008Assignee: Micron Technology, Inc.Inventors: Cem Basceri, Irina Vasilyeva, Ammar Derraa, Philip H. Campbell, Gurtej S. Sandhu