Patents by Inventor Cheng-Hsu Hsiao

Cheng-Hsu Hsiao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 7002245
    Abstract: A semiconductor package having conductive bumps on a chip and a fabrication method thereof are provided. A plurality of the conductive bumps are deposited respectively on bond pads of the chip. An encapsulation body encapsulates the chip and conductive bumps while exposing ends of the conductive bumps. A plurality of conductive traces are formed on the encapsulation body and electrically connected to the exposed ends of the conductive bumps. A solder mask layer is applied over the conductive traces and formed with openings for exposing predetermined portions of the conductive traces. The exposed portions of the conductive traces are connected to a plurality of solder balls respectively.
    Type: Grant
    Filed: August 18, 2003
    Date of Patent: February 21, 2006
    Assignee: Siliconware Precicion Industries Co., Ltd.
    Inventors: Chien-Ping Huang, Cheng-Hsu Hsiao
  • Publication number: 20060017145
    Abstract: A semiconductor package with a heat sink is provided in which at least one chip is mounted on the substrate and covered by a heat sink. The heat sink is formed with a plurality of grooves or holes at positions in contact with the substrate, allowing an adhesive material to be applied between the heat sink and the substrate and filled into the grooves or holes for attaching the heat sink onto the substrate. The adhesive material filled into the grooves or holes provides an anchoring effect for firmly positioning the heat sink on the substrate. Therefore, it is not necessary to form predetermined holes on the substrate for being coupled to fixing members such as bolts, and incorporation of the heat sink would not affect trace routability and arrangement of input/output connections such as solder balls on the substrate and would not lead to cracks of the chip.
    Type: Application
    Filed: August 26, 2005
    Publication date: January 26, 2006
    Inventors: Chang-Fu Lin, Han-Ping Pu, Cheng-Hsu Hsiao, Chien Huang
  • Patent number: 6989296
    Abstract: A fabrication method of a semiconductor package with a photosensitive chip is provided. A substrate having a core is prepared. An interposer is mounted on the substrate, with a peripheral portion of the substrate exposed from the interposer. A molding process is performed and the substrate is clamped between an upper mold and a lower mold, with the interposer received in an upwardly-recessed cavity of the upper mold. A molding compound is injected into the upwardly-recessed cavity to form a dam on the peripheral portion of the substrate. Then the upper and lower molds and the interposer are removed from the substrate to expose area covered by the interposer on the substrate. At least one photosensitive chip is mounted on the exposed area of the substrate. A lid seals the dam such that the chip is received in a space defined by the substrate, the dam and the lid.
    Type: Grant
    Filed: May 12, 2004
    Date of Patent: January 24, 2006
    Assignee: Siliconware Precision Industries Co., Ltd.
    Inventors: Chien-Ping Huang, Cheng-Hsu Hsiao, Chih-Ming Huang
  • Publication number: 20050287707
    Abstract: A method for fabricating semiconductor packages is proposed. A plurality of substrates each having a chip thereon are prepared. Each substrate has similar length and width to the predetermined length and width of the semiconductor package. A carrier having a plurality of openings is prepared. Each opening is larger in length and width than the substrate. The substrates are positioned in the corresponding openings, and gaps between the substrates and the carrier are sealed. A molding process is performed to form an encapsulant over each opening to encapsulate the chip. An area on the carrier covered by the encapsulant is larger in length and width than the opening. After performing a mold-releasing process, a plurality of the semiconductor packages are formed by a singulation process to cut along substantially edges of each substrate according to the predetermined size of the semiconductor package. A waste of substrate material is avoided.
    Type: Application
    Filed: April 27, 2005
    Publication date: December 29, 2005
    Applicant: Siliconware Precision Industries Co., Ltd.
    Inventors: Ying-Ren Lin, Ho-Yi Tsai, Chien-Ping Huang, Cheng-Hsu Hsiao
  • Publication number: 20050280132
    Abstract: A semiconductor package with a heat sink is provided in which at least one chip is mounted on the substrate and covered by a heat sink. The heat sink is formed with a plurality of grooves or holes at positions in contact with the substrate, allowing an adhesive material to be applied between the heat sink and the substrate and filled into the grooves or holes for attaching the heat sink onto the substrate. The adhesive material filled into the grooves or holes provides an anchoring effect for firmly positioning the heat sink on the substrate. Therefore, it is not necessary to form predetermined holes on the substrate for being coupled to fixing members such as bolts, and incorporation of the heat sink would not affect trace routability and arrangement of input/output connections such as solder balls on the substrate and would not lead to cracks of the chip.
    Type: Application
    Filed: August 26, 2005
    Publication date: December 22, 2005
    Inventors: Chang-Fu Lin, Han-Ping Pu, Cheng-Hsu Hsiao, Chien Huang
  • Publication number: 20050253284
    Abstract: A semiconductor package and a method for fabricating the same are proposed. A substrate having a first circuit layer, a second circuit layer, and a core layer formed between the first and second circuit layers is provided. At least one second opening is formed on the second circuit layer. At least one first opening is formed on the first circuit layer corresponding to the second opening. A plurality of finger holes corresponding to bond fingers on the first circuit layer are formed in the core layer. A through opening is formed in the core layer and communicates with the first and second openings. At least one chip is mounted on the first circuit layer and covers the first opening, with its active surface being exposed to the first opening. An encapsulant is formed to fill the first and second openings and the through opening and encapsulate the chip.
    Type: Application
    Filed: October 22, 2004
    Publication date: November 17, 2005
    Applicant: Siliconware Precision Industries Co., Ltd.
    Inventors: Yu-Po Wang, Chien-Ping Huang, Cheng-Hsu Hsiao
  • Patent number: 6963135
    Abstract: A semiconductor package includes two substrates each having a plurality of electrical connection pads, at least one chip mounted on each of the substrates, an encapsulation body formed on each of the substrates for encapsulating the chip, and an cover for receiving the substrates and the chips therein. The chip is electrically connected to the electrical connection pads. The electrical connection pads are exposed from the cover and located on the same surface or oppositely arranged. The substrates and the cover each substantially has a rectangular shape, with a longer side of each of the substrates being vertical to a longer side of the cover. The semiconductor package is incorporated with multiple chips to enhance the performance and memory capacity thereof, and the substrates are smaller than those in the prior art and thus are more cost-effective to fabricate.
    Type: Grant
    Filed: March 31, 2004
    Date of Patent: November 8, 2005
    Assignee: Siliconware Precision Industries Co., Ltd.
    Inventors: Cheng-Chian Chiang, Chih-Ming Huang, Chin-Huang Chang, Cheng-Hsu Hsiao, Min-Nan Tsai
  • Publication number: 20050212129
    Abstract: A semiconductor package with a build-up structure is provided, which includes a rigid base, a rigid frame having a through hole and fixed onto the rigid base, at least one chip received in the through hole of the rigid frame, a medium filled in a gap between the chip and the rigid frame, a build-up structure formed on the chip and the rigid frame and electrically connected to the chip, and a plurality of conductive elements bonded to the build-up structure to electrically connect the chip to external devices. The use of the rigid base and rigid frame can avoid structural warpage, cracking, delamination and a popcorn effect of the semiconductor package. A method for fabricating the semiconductor package is also provided.
    Type: Application
    Filed: October 26, 2004
    Publication date: September 29, 2005
    Applicant: Siliconware Precision Industries Co., Ltd.
    Inventors: Chien-Ping Huang, Cheng-Hsu Hsiao, Chih-Ming Huang
  • Publication number: 20050202590
    Abstract: A wafer level semiconductor package with a build-up layer is provided, which includes a glass frame having a through hole for receiving a semiconductor chip therein, a low-modulus buffer material filled within the space formed between the semiconductor chip and the glass frame, a build-up layer formed on the glass frame and the semiconductor chip such that the build-up layer is electrically connected to the semiconductor chip, and a plurality of conductive elements mounted on the build-up layer so that the semiconductor chip is electrically connected to external devices. With the use of the glass frame and low-modulus buffer material, the wafer level semiconductor package thus-obtained is free from warpage, chip-crack, and delamination problems and the reliability thereof is enhanced. A method for fabricating the wafer level semiconductor package is also provided.
    Type: Application
    Filed: May 14, 2004
    Publication date: September 15, 2005
    Applicant: Siliconware Precision Industries Co., Ltd.
    Inventors: Chien-Ping Huang, Cheng-Hsu Hsiao, Chih-Ming Huang
  • Publication number: 20050184404
    Abstract: A photosensitive semiconductor package with a support member and its fabrication method are provided. The support member having a receiving space is placed on an upper surface of a substrate. An encapsulation body is formed on the substrate and bonded with an outer wall of the support member. At least one chip is mounted on a predetermined area of the substrate exposed via the receiving space, and is electrically connected to the substrate. A light-permeable lid is attached to the support member and the encapsulation body to seal the receiving space. A plurality of solder balls or contact lands are formed on a lower surface of the substrate. By provision of the support member, there is no need to use an insert mold, such that the substrate would not be damaged by the insert mold, and bond fingers on the substrate would not be contaminated by the insert mold.
    Type: Application
    Filed: April 28, 2004
    Publication date: August 25, 2005
    Inventors: Chih-Ming Huang, Cheng-Hsu Hsiao, Chien-Ping Huang
  • Publication number: 20050170561
    Abstract: A fabrication method of a semiconductor package with a photosensitive chip is provided. A substrate having a core is prepared. An interposer is mounted on the substrate, with a peripheral portion of the substrate exposed from the interposer. A molding process is performed and the substrate is clamped between an upper mold and a lower mold, with the interposer received in an upwardly-recessed cavity of the upper mold. A molding compound is injected into the upwardly-recessed cavity to form a dam on the peripheral portion of the substrate. Then the upper and lower molds and the interposer are removed from the substrate to expose area covered by the interposer on the substrate. At least one photosensitive chip is mounted on the exposed area of the substrate. A lid seals the dam such that the chip is received in a space defined by the substrate, the dam and the lid.
    Type: Application
    Filed: May 12, 2004
    Publication date: August 4, 2005
    Inventors: Chien-Ping Huang, Cheng-Hsu Hsiao, Chih-Ming Huang
  • Publication number: 20050161755
    Abstract: A semiconductor package with a photosensitive chip and a fabrication method thereof are provided. A substrate having a core is prepared. A solder mask layer is applied over a surface of the core and formed with an opening to expose a continuous peripheral portion on the surface of the core. At least one photosensitive chip is mounted on and electrically connected to the substrate. An encapsulation dam is formed on the continuous peripheral portion of the core and surrounds the chip. The dam includes a shoulder portion adjacent to and flush with the solder mask layer, and a protruded support portion surrounding the shoulder portion. A lid is attached to the support portion of the dam for sealing the dam such that the chip is received in a space defined by the substrate, the dam and the lid.
    Type: Application
    Filed: January 23, 2004
    Publication date: July 28, 2005
    Inventors: Chien-Ping Huang, Cheng-Hsu Hsiao, Chih-Ming Huang
  • Patent number: 6919630
    Abstract: A semiconductor package with an embedded heat spreader (EHS) is proposed, which can be used for the fabrication of a semiconductor package, such as a FCBGA (Flip-Chip Ball Grid Array) package with a heat spreader, and which is characterized by the provision of a plurality of recessed portions, either in the heat spreader attach area of the substrate, or in the support portion of the heat spreader, or in both, so as to allow the fill-in portions of the adhesive layer that are filled in these recessed portions to form anchor structures to benefit the heat spreader against crosswise shear stress. Moreover, since the provision of these recessed portions allows an increase in the contact area of the adhesive layer with the substrate and the heat spreader, it can help increase the adhesive strength to provide the heat spreader more securely adhered in position on the substrate.
    Type: Grant
    Filed: May 13, 2003
    Date of Patent: July 19, 2005
    Assignee: Siliconware Precision Industries Co. Ltd.
    Inventor: Cheng-Hsu Hsiao
  • Publication number: 20050095875
    Abstract: A semiconductor package with a heat sink is proposed, in which a chip has its first surface attached to a chip carrier, while a second surface of the chip is attached to a heat sink through an adhesive, allowing heat generated by the chip to be transmitted to the heat sink. Moreover, in a molding process, a molding resin is used to form an encapsulant for encapsulating the chip, while a top surface and side surfaces connected to the top surface of the heat sink are exposed to outside of the encapsulant, that is, the heat sink merely has its bottom surface bonded to the encapsulant. This makes the generated heat directly dissipated to the atmosphere through the heat sink. Furthermore, the top surface of the heat sink is coated with an interface layer, while adhesion between the interface layer and the molding resin is smaller than that between the heat sink and the encapsulant.
    Type: Application
    Filed: December 15, 2004
    Publication date: May 5, 2005
    Inventors: Chien-Ping Huang, Tzong-Da Ho, Cheng-Hsu Hsiao
  • Publication number: 20050093143
    Abstract: A semiconductor package includes two substrates each having a plurality of electrical connection pads, at least one chip mounted on each of the substrates, an encapsulation body formed on each of the substrates for encapsulating the chip, and an cover for receiving the substrates and the chips therein. The chip is electrically connected to the electrical connection pads. The electrical connection pads are exposed from the cover and located on the same surface or oppositely arranged. The substrates and the cover each substantially has a rectangular shape, with a longer side of each of the substrates being vertical to a longer side of the cover. The semiconductor package is incorporated with multiple chips to enhance the performance and memory capacity thereof, and the substrates are smaller than those in the prior art and thus are more cost-effective to fabricate.
    Type: Application
    Filed: March 31, 2004
    Publication date: May 5, 2005
    Applicant: SILICONWARE PRECISION INDUSTRIES CO.. LTD.
    Inventors: Cheng-Chian Chiang, Chih-Ming Huang, Chin-Huang Chang, Cheng-Hsu Hsiao, Min-Nan Tsai
  • Publication number: 20050040519
    Abstract: A semiconductor package includes a substrate having a top surface and a bottom surface; at least one chip mounted on the top surface of the substrate and electrically connected to the substrate; a heat sink attached to the top surface of the substrate by an adhesive material applied therebetween; and a plurality of solder balls implanted on the bottom surface of the substrate. The heat sink has a flat portion and a support portion connected to the flat portion. The support portion has at least one recess portion facing toward the top surface of the substrate and at least one burr formed on an interior surface of the recess portion such that the adhesive material can fill the recess portion and submerge the burr to provide an anchoring effect to firmly secure the heat sink in position on the substrate.
    Type: Application
    Filed: November 21, 2003
    Publication date: February 24, 2005
    Inventors: Chien-Ping Huang, Cheng-Hsu Hsiao, Shih-Kuang Chiu
  • Patent number: 6856015
    Abstract: A semiconductor package includes a substrate having a top surface and a bottom surface; at least one chip mounted on the top surface of the substrate and electrically connected to the substrate; a heat sink attached to the top surface of the substrate by an adhesive material applied therebetween; and a plurality of solder balls implanted on the bottom surface of the substrate. The heat sink has a flat portion and a support portion connected to the flat portion. The support portion has at least one recess portion facing toward the top surface of the substrate and at least one burr formed on an interior surface of the recess portion such that the adhesive material can fill the recess portion and submerge the burr to provide an anchoring effect to firmly secure the heat sink in position on the substrate.
    Type: Grant
    Filed: November 21, 2003
    Date of Patent: February 15, 2005
    Assignee: Siliconware Precision Industries Co., Ltd.
    Inventors: Chien-Ping Huang, Cheng-Hsu Hsiao, Shih-Kuang Chiu
  • Patent number: 6849942
    Abstract: A semiconductor package with a heat sink is provided in which at least one chip is mounted on the substrate and covered by a heat sink. The heat sink is formed with a flange in contact with the substrate, allowing a plurality of clip members to clamp the flange of the heat sink and the substrate. Each of the clip members has a recess portion for receiving the flange of the heat sink and the substrate to thereby firmly position the heat sink on the substrate. The clip members are engaged with edges of the heat sink and the substrate, thereby not affecting trace routability on the substrate. Moreover, the heat sink is mounted on the substrate and would not be dislocated.
    Type: Grant
    Filed: May 14, 2003
    Date of Patent: February 1, 2005
    Assignee: Siliconware Precision Industries Co., Ltd.
    Inventors: Chang-Fu Lin, Han-Ping Pu, Cheng-Hsu Hsiao, Chien Ping Huang
  • Patent number: 6844622
    Abstract: A semiconductor package with a heat sink is proposed, in which a chip has its first surface attached to a chip carrier, while a second surface of the chip is attached to a heat sink through an adhesive, allowing heat generated by the chip to be transmitted to the heat sink. Moreover, in a molding process, a molding resin is used to form an encapsulant for encapsulating the chip, while a top surface and side surfaces connected to the top surface of the heat sink are exposed to outside of the encapsulant, that is, the heat sink merely has its bottom surface bonded to the encapsulant. This makes the generated heat directly dissipated to the atmosphere through the heat sink. Furthermore, the top surface of the heat sink is coated with an interface layer, while adhesion between the interface layer and the molding resin is smaller than that between the heat sink and the encapsulant.
    Type: Grant
    Filed: July 26, 2001
    Date of Patent: January 18, 2005
    Assignee: Siliconware Precision Industries Co., Ltd.
    Inventors: Chien-Ping Huang, Tzong-Da Ho, Cheng-Hsu Hsiao
  • Publication number: 20040245608
    Abstract: A semiconductor package having conductive bumps on a chip and a fabrication method thereof are provided. A plurality of the conductive bumps are deposited respectively on bond pads of the chip. An encapsulation body encapsulates the chip and conductive bumps while exposing ends of the conductive bumps. A plurality of conductive traces are formed on the encapsulation body and electrically connected to the exposed ends of the conductive bumps. A solder mask layer is applied over the conductive traces and formed with openings for exposing predetermined portions of the conductive traces. The exposed portions of the conductive traces are connected to a plurality of solder balls respectively. The conductive bumps on the bond pads of the chip allow easy positional recognition of the bond pads, making the conductive traces well electrically connected to the bond pads through the conductive bumps and assuring the quality and reliability of the semiconductor package.
    Type: Application
    Filed: August 18, 2003
    Publication date: December 9, 2004
    Applicant: Siliconware Precision Industries Co., Ltd.
    Inventors: Chien-Ping Huang, Cheng-Hsu Hsiao