Patents by Inventor Chien-Ping Huang
Chien-Ping Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7521285Abstract: A chip-stacked semiconductor package and a method for fabricating the same are proposed. A chip carrier module plate including a plurality of chip carriers, and a heat sink module plate including a plurality of heat sinks are provided, wherein a plurality of through holes are formed around each of the heat sinks. First chips, the heat sink module plate, and second chips are successively stacked on the chip carrier module plate, wherein the second chips are electrically connected to the chip carrier module plate by conductive wires penetrating the through holes of the heat sink module plate. After a molding process is completed, a singulation process can be performed to separate the chip carriers and the heat sinks, and thus individual semiconductor packages for integrating the heat sinks with the stacked chips are fabricated.Type: GrantFiled: September 27, 2007Date of Patent: April 21, 2009Assignee: Siliconware Precision Industries Co., Ltd.Inventor: Chien-Ping Huang
-
Publication number: 20090096115Abstract: A semiconductor package and a method for fabricating the same are disclosed. The present invention discloses mounting and electrically connecting a semiconductor chip to a chip carrier, forming an interfacial layer or a heat-dissipating member having the interfacial layer on the semiconductor chip, and forming an encapsulant for covering the semiconductor chip, the interfacial layer or the heat dissipating member. The method further includes cutting the encapsulant along edges of the interfacial layer, and removing the redundant encapsulant on the interfacial layer so as to expose the semiconductor chip or the heat-dissipating member without forming burr or heavily wearing cutting tools.Type: ApplicationFiled: June 12, 2007Publication date: April 16, 2009Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Chien-Ping Huang, Han-Ping Pu, Ho-Yi Tsai
-
Publication number: 20090093089Abstract: A heat dissipating semiconductor package and a fabrication method thereof are provided. A semiconductor chip is mounted on a chip carrier. A heat sink is mounted on the chip, and includes an insulating core layer, a thin metallic layer formed on each of an upper surface and a lower surface of the insulating core layer and a thermal via hole formed in the insulating core layer. A molding process is performed to encapsulate the chip and the heat sink with an encapsulant to form a package unit. A singulation process is performed to peripherally cut the package unit. A part of the encapsulant above the thin metallic layer on the upper surface of the heat sink is removed, such that the thin metallic layer on the upper surface of the heat sink is exposed, and heat generated by the chip can be dissipated through the heat sink.Type: ApplicationFiled: September 30, 2008Publication date: April 9, 2009Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chien-Ping Huang, Chih-Ming Huang
-
Patent number: 7508066Abstract: A heat dissipating semiconductor package and a fabrication method thereof are provided. A semiconductor chip is mounted on a chip carrier. A heat sink is mounted on the chip, and includes an insulating core layer, a thin metallic layer formed on each of an upper surface and a lower surface of the insulating core layer and a thermal via hole formed in the insulating core layer. A molding process is performed to encapsulate the chip and the heat sink with an encapsulant to form a package unit. A singulation process is performed to peripherally cut the package unit. A part of the encapsulant above the thin metallic layer on the upper surface of the heat sink is removed, such that the thin metallic layer on the upper surface of the heat sink is exposed, and heat generated by the chip can be dissipated through the heat sink.Type: GrantFiled: November 3, 2005Date of Patent: March 24, 2009Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Chien-Ping Huang, Chih-Ming Huang
-
Publication number: 20090057799Abstract: A sensor semiconductor device and a method for fabricating the same are provided. At least one sensor chip is mounted and electrically connected to a lead frame. A first and a second encapsulation molding processes are sequentially performed to form a transparent encapsulant for encapsulating the sensor chip and a part of the lead frame and to form a light-impervious encapsulant for encapsulating the transparent encapsulant. The transparent encapsulant has a light-pervious portion formed at a position corresponding to and above a sensor zone of the sensor chip. The light-pervious portion is exposed from the light-impervious encapsulant. Light may penetrate the light-pervious portion, without using an additional cover board, thereby reducing manufacturing steps and costs.Type: ApplicationFiled: August 26, 2008Publication date: March 5, 2009Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Chang-Yueh Chan, Chih-Ming Huang, Chien-Ping Huang, Chin-Huang Chang, Cheng-Hsu Hsiao
-
Publication number: 20090039527Abstract: A sensor-type package and a method for fabricating the same are provided. A wafer having a plurality of semiconductor chips is provided, wherein a plurality of holes are formed on a first surface of each of the semiconductor chips, and a plurality of metallic pillars formed in the holes and a plurality of bond pads connected to the metallic pillars form through silicon vias (TSVs). A groove is formed on a second surface of each of the semiconductor chips to expose the metallic pillars. A plurality of sensor chips having TSVs are stacked in the grooves of the semiconductor chips and electrically connected to the exposed metallic pillars. A transparent cover is mounted onto the second surfaces of the semiconductor chips to cover the grooves. A plurality of conductive components are implanted on the bond pads of the semiconductor chips. The wafer is cut along borders among the semiconductor chips.Type: ApplicationFiled: August 6, 2008Publication date: February 12, 2009Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Chang-Yueh Chan, Chien-Ping Huang, Tse-Wen Chang, Chin-Huang Chang, Chih-Ming Huang
-
Publication number: 20090032928Abstract: The invention discloses a multi-chip stack structure having through silicon via and a method for fabricating the same. The method includes: providing a wafer having a plurality of first chips; forming a plurality of holes on a first surface of each of the first chips and forming metal posts and solder pads corresponding to the holes so as to form a through silicon via (TSV) structure; forming at least one groove on a second surface of each of the first chips to expose the metal posts of the TSV structure so as to allow at least one second chip to be stacked on the first chip, received in the groove and electrically connected to the metal posts exposed from the groove; filling the groove with an insulating material for encapsulating the second chip; mounting conductive elements on the solder pads of the first surface of each of the first chips and singulating the wafer; and mounting and electrically connecting the stacked first and second chips to a chip carrier via the conductive elements.Type: ApplicationFiled: July 30, 2008Publication date: February 5, 2009Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Chiang-Cheng Chiang, Chien-Ping Huang, Chin-Huang Chang, Chi-Hsin Chiu, Jung-Pin Huang
-
Publication number: 20090008801Abstract: This invention discloses a semiconductor device and a method for fabricating the same. The method includes providing a flexible carrier board having a first surface and a second surface opposite thereto; forming a metal lead layer and a first heat dissipating metal layer on the first surface of the flexible carrier board, and forming a second heat dissipating metal layer on the second surface of the flexible carrier board; providing a chip having an active surface and an opposed non-active surface, wherein a plurality of solder pads are formed on the active surface of the chip, each of the solder pads has a metal bump formed thereon and corresponding in position to the metal lead layer, and heat dissipating bumps are formed between the metal bumps corresponding in position to the first heat dissipating metal layer.Type: ApplicationFiled: July 2, 2008Publication date: January 8, 2009Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Jeng-Yuan Lai, Chien-Ping Huang, Chun-Chi Ke, Yu-Po Wang, Chiao-Hung Yen
-
Publication number: 20090008760Abstract: A semiconductor device and a fabrication method thereof are provided. An opening having at least one slanted side is formed on a substrate. At least one chip and at least one passive component are mounted on the substrate. An encapsulant having a cutaway corner is formed on the substrate to encapsulate the chip and the passive component, wherein the cutaway corner of the encapsulant is spaced apart from the slanted side of the opening by a predetermined distance. A singulation process is performed to cut the encapsulant to form a package with a chamfer. The package is embedded in a lid to form the semiconductor device, wherein a portion of the substrate located between the slanted side of the opening and the cutaway corner of the encapsulant is exposed from the encapsulant to form an exposed portion. The present invention also provides a carrier for the semiconductor device.Type: ApplicationFiled: September 18, 2008Publication date: January 8, 2009Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Yun-Lung Tsai, Yu-Chieh Tsai, Chien-Chih Chen, Chien-Ping Huang
-
Publication number: 20090004784Abstract: A semiconductor package and a fabrication method thereof are provided in which a dielectric material layer formed with a plurality of openings is used and a solder material is applied into each of the openings. A first copper layer and a second copper layer are in turn deposited over the dielectric material layer and solder materials, and the first and second copper layers are patterned to form a plurality of conductive traces each of which has a terminal coated with a metal layer. A chip is mounted on the conductive traces and electrically connected to the terminals by bonding wires, with the dielectric material layer and solder materials being exposed to the outside. This package structure can flexibly arrange the conductive traces and effectively shorten the bonding wires, thereby improve trace routability and quality of electrical connection for the semiconductor package.Type: ApplicationFiled: September 4, 2008Publication date: January 1, 2009Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chien-Ping Huang, Yu-Po Wang, Chih-Ming Huang
-
Publication number: 20080308926Abstract: A heat dissipation package structure and method for fabricating the same are disclosed, which includes mounting and electrically connecting a semiconductor chip to a chip carrier through its active surface; mounting a heat dissipation member having a heat dissipation section and a supporting section on the chip carrier such that the semiconductor chip can be received in the space formed by the heat dissipation section and the supporting section, wherein the heat dissipation section has an opening formed corresponding to the semiconductor chip; forming an encapsulant to encapsulate the semiconductor chip and the heat dissipation member; and thinning the encapsulant to remove the encapsulant formed on the semiconductor chip to expose inactive surface of the semiconductor chip and the top surface of the heat dissipation section from the encapsulant.Type: ApplicationFiled: June 13, 2008Publication date: December 18, 2008Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Min-Shun Hung, Ho-Yi Tsai, Chien-Ping Huang, Cheng-Hsu Hsiao
-
Publication number: 20080308951Abstract: A semiconductor package and a fabrication method thereof are disclosed. The fabrication method includes providing a carrier board; forming a plurality of metal bumps on the carrier board; covering on the carrier board a resist layer having openings for exposure of the metal bumps, the openings being smaller than the metal bumps in width such that a metal layer is formed in the openings, the metal layer having extension circuits and extension pads and bonding pads formed on respective ends of the extension circuits; removing the resist layer; electrically connecting at least one semiconductor chip to the bonding pads; forming an encapsulant on the carrier board to encapsulate the semiconductor chip; and removing the carrier board and the metal bumps to expose the metal layer.Type: ApplicationFiled: June 13, 2008Publication date: December 18, 2008Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Yuan-Chun Li, Chien-Ping Huang, Lien-Chen Chiang, We-Horng Shyu, Chih-Shiang Wang
-
Publication number: 20080303111Abstract: The invention discloses a sensor package and a method for fabricating the same. The sensor package includes: a substrate with an opening; a sensor chip disposed in the opening and electrically connected to the substrate; an encapsulant filling spacing between the sensor chip and the opening so as to secure the sensor chip to the substrate; and a transparent cover attached to the substrate via an adhesive layer, wherein the adhesive layer covers the sensor chip and bonding wires and is formed with an opening for exposing sensor region of the sensor chip. Securing the sensor chip in the opening of the substrate reduces the height of the sensor package, and meanwhile the process cost is reduced by eliminating the need of formation of conductive bumps on the sensor chip or the transparent cover and eliminating the need of specially designed substrate.Type: ApplicationFiled: June 5, 2008Publication date: December 11, 2008Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Chang-Yueh Chan, Chien-Ping Huang, Tse-Wen Chang, Chih-Ming Huang, Cheng-Hsu Hsiao
-
Publication number: 20080296716Abstract: A sensor semiconductor device and a manufacturing method thereof are disclosed. The method includes: providing a light-permeable carrier board with a plurality of metallic circuits; electrically connecting the metallic circuits to a plurality of sensor chips through conductive bumps formed on the bond pads of the sensor chips, wherein the sensor chips have been previously subjected to thinning and chip probing; filling a first dielectric layer between the sensor chips to cover the metallic circuits and peripheries of the sensor chips; forming a second dielectric layer on the sensor chips and the first dielectric layer; forming grooves between the sensor chips for exposing the metallic circuits such that a plurality of conductive traces electrically connected to the metallic circuits can be formed on the second dielectric layer; and singulating the sensor chips to form a plurality of sensor semiconductor devices.Type: ApplicationFiled: May 7, 2008Publication date: December 4, 2008Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Chang-Yueh Chan, Chien-Ping Huang, Chih-Ming Huang, Cheng-Hsu Hsiao, Chun-Chi Ke
-
Publication number: 20080283994Abstract: A stacked package structure and fabrication method thereof are disclosed, including providing a substrate having a plurality of stackable solder pads formed on surface thereof for allowing at least one semiconductor chip to be electrically connected to the substrate; forming an encapsulant for encapsulating the semiconductor chip and further exposing the stackable solder pads from the encapsulant, thus forming a lower-layer semiconductor package; forming conductive bumps on at least one stackable solder pad by means of wire bonding such that at least one upper-layer semiconductor package can be mounted via solder balls on the conductive bumps and the stackable solder pads of the lower-layer semiconductor package to form a stacked package structure, wherein, stacking height of the solder balls and the conductive bumps is greater than height of the encapsulant of the lower-layer semiconductor package, thus, when stacking fine pitch semiconductor packages or when warps occur to the upper-layer semiconductor packType: ApplicationFiled: May 16, 2008Publication date: November 20, 2008Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Ho-Yi Tsai, Chien-Ping Huang, Jung-Pin Huang, Chin-Huang Chang, Cheng-Hsu Hsiao
-
Publication number: 20080283971Abstract: A semiconductor device and a fabrication method thereof are disclosed. The method includes attaching a wafer with a plurality of chips on a carrier board having an insulating layer, a plurality of conductive circuits and a bottom board; forming a plurality of first grooves between solder pads of adjacent chips to expose the conductive circuits, and filling the first grooves with an insulating adhesive layer; forming second grooves in the insulating adhesive layer; and cutting among the chips to separate the chips from one another.Type: ApplicationFiled: April 14, 2008Publication date: November 20, 2008Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chien-Ping Huang, Chin-Huang Chang, Chih-Ming Huang
-
Publication number: 20080283982Abstract: The present invention proposes a multi-chip semiconductor device having leads and a method for fabricating the same. The method includes the steps of: providing a substrate having a plurality of connection pads disposed on a surface thereof; mounting a plurality of semiconductor chips on the surface of the substrate, and electrically connecting the semiconductor chips to the surface of the substrate; forming an encapsulant on the substrate to encapsulate the semiconductor chips and expose the connection pads to form a package unit; and providing a lead frame having a plurality of leads, and electrically connecting the connection pads exposed from the package unit to the leads of the lead frame to form a multi-chip semiconductor device having leads, thereby forming a multi-chip semiconductor device having leads.Type: ApplicationFiled: May 15, 2008Publication date: November 20, 2008Applicant: Siliconware Precision Industries Co., LtdInventors: Chung-Lun Liu, Chin-Huang Chang, Chien-Ping Huang, Chang-Yueh Chan, Chih-Ming Huang
-
Publication number: 20080277777Abstract: A heat dissipation semiconductor package includes a chip carrier, a semiconductor chip, a heat conductive adhesive, a heat dissipation member, and an encapsulant. The semiconductor chip is flip-chip mounted on the chip carrier and defined with a heat conductive adhesive mounting area. Periphery of the heat adhesive mounting area is spaced apart from edge of the semiconductor chip. The heat dissipation member is mounted on the heat conductive adhesive formed in the heat conductive adhesive mounting area. The encapsulant formed between the chip carrier and the heat dissipation member encapsulates the semiconductor chip and the heat conductive adhesive, and embeds edges of the active surface and non-active surface and side edge of the semiconductor chip, thereby increasing bonding area between the encapsulant and the semiconductor chip. The side edges of the heat conductive adhesive and the semiconductor chip are not flush with each other, thereby preventing propagation of delamination.Type: ApplicationFiled: May 8, 2008Publication date: November 13, 2008Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Chun-Ming Liao, Chien-Ping Huang, Ho-Yi Tsai, Cheng-Hsu Hsiao
-
Patent number: 7445957Abstract: A wafer level semiconductor package with a build-up layer is provided, which includes a glass frame having a through hole for receiving a semiconductor chip therein, a low-modulus buffer material filled within the space formed between the semiconductor chip and the glass frame, a build-up layer formed on the glass frame and the semiconductor chip such that the build-up layer is electrically connected to the semiconductor chip, and a plurality of conductive elements mounted on the build-up layer so that the semiconductor chip is electrically connected to external devices. With the use of the glass frame and low-modulus buffer material, the wafer level semiconductor package thus-obtained is free from warpage, chip-crack, and delamination problems and the reliability thereof is enhanced. A method for fabricating the wafer level semiconductor package is also provided.Type: GrantFiled: October 12, 2006Date of Patent: November 4, 2008Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Chien-Ping Huang, Cheng-Hsu Hsiao, Chih-Ming Huang
-
Patent number: 7446307Abstract: A sensor semiconductor device and a fabrication method thereof are provided. The fabrication method includes mounting a sensor chip on a surface of a substrate; forming a transparent cover on the sensor chip; forming a dielectric layer and a circuit layer on the substrate, wherein the sensor chip is electrically connected to the substrate through the circuit layer and the transparent cover is exposed from the dielectric layer such that light can pass through the transparent cover to reach a sensor region of the sensor chip and allow the sensor chip to operate; and implanting a plurality of solder balls on another surface of the substrate to electrically connect the sensor chip to an external device. The sensor semiconductor device can be cost-effectively fabricated, and the circuit cracking and known good die (KGD) problems of the prior art can be avoided.Type: GrantFiled: March 10, 2006Date of Patent: November 4, 2008Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Chien-Ping Huang, Chih-Ming Huang, Cheng-Yi Chang