Patents by Inventor Chih-Ching Lin
Chih-Ching Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20090249273Abstract: A layout circuit is provided, comprising standard cells, a spare cell, combined tie cells and normal filler cells. The standard cells are disposed and routed on a layout area. The spare cell is added on the layout area and provided for replacing one of the standard cells while adding or changing functions later. The combined tie cells are added on the layout area. The normal filler cells are added on the rest of the layout area. The combined tie cell comprises a tie-high circuit, a tie-low circuit and a capacitance circuit. Some standard cells are disposed near at least one combined tie cell for avoiding routing congestion between the combined tie cells and the replaced standard cell. A circuit layout method is also provided.Type: ApplicationFiled: April 1, 2008Publication date: October 1, 2009Applicant: MEDIATEK INC.Inventors: Tung-Kai Tsai, Chih-Ching Lin
-
Publication number: 20090124079Abstract: A method for fabricating a conductive plug includes the steps of providing a substrate having at least a gate structure thereon, a first dielectric layer covering a surface of the substrate, a second dielectric layer disposed on the first dielectric layer, and at least a metal line formed within the second dielectric layer; forming a hard mask plug on the second dielectric layer; forming a third dielectric layer covering the second dielectric layer and the hard mask plug; removing a portion of the third dielectric layer to expose the hard mask plug; removing the hard mask plug to form a plug hole; and forming the conductive plug within the plug hole to electrically connect with the gate structure.Type: ApplicationFiled: March 5, 2008Publication date: May 14, 2009Inventors: Jen-Jui Huang, Chih-Ching Lin, Kuo-Chung Chen
-
Publication number: 20080254589Abstract: A method for manufacturing collars of deep trench capacitors includes providing a substrate with a deep trench in which there is a trench capacitor in the bottom; forming an inner wall layer completely covering the deep trench and the substrate; forming a hard mask layer on the surface of the inner wall layer; performing a selective implanting but not on the hard mask layer on the wall of the deep trench; performing a selective wet etching to remove the not implanted hard mask layer; and performing an anisotropic dry etching to substantially remove the inner wall layer on the bottom of the deep trench so as to partially expose the trench capacitor and to substantially retain the collars of the deep trench capacitors intact.Type: ApplicationFiled: July 26, 2007Publication date: October 16, 2008Inventors: Jen-Jui Huang, Chih-Ching Lin
-
Publication number: 20080172105Abstract: A method for preventing and/or ameliorating inflammation. The method comprises irradiating a biological subject with an electromagnetic wave from an emitter, wherein the electromagnetic wave has a wavelength of about 1.5 to 100 ?m ?m, and the biological subject can be a peripheral vascular disease patient. Additionally, the method of the invention can improve the access blood flow and unassisted patency of arteriovenous fistula in hemodialysis patients.Type: ApplicationFiled: September 6, 2007Publication date: July 17, 2008Inventors: Chih-Ching Lin, Chyi-Ran Lee
-
Patent number: 7285377Abstract: A fabrication method for a damascene bit line contact plug. A semiconductor substrate has a first gate conductive structure, a second gate conductive structure and a source/drain region formed therebetween. A first conductive layer is formed in a space between the first gate conductive structure and the second gate conductive structure to be electrically connected to the source/drain region. An inter-layer dielectric with a planarized surface is formed to cover the first conductive layer, the first gate conductive structure, and the second gate conductive structure. A bit line contact hole is formed in the inter-layer dielectric to expose the top of the first conductive layer. A second conductive layer is formed in the bit line contact hole, in which the combination of the second conductive layer and the first conductive layer serves as a damascene bit line contact plug.Type: GrantFiled: November 18, 2003Date of Patent: October 23, 2007Assignee: Nanya Technology CorporationInventors: Yi-Nan Chen, Jeng-Ping Lin, Chih-Ching Lin, Hui-Min Mao
-
Publication number: 20070099125Abstract: A fabrication method for a damascene bit line contact plug. A semiconductor substrate has a first gate conductive structure, a second gate conductive structure and a source/drain region formed therebetween. A first conductive layer is formed in a space between the first gate conductive structure and the second gate conductive structure to be electrically connected to the source/drain region. An inter-layer dielectric with a planarized surface is formed to cover the first conductive layer, the first gate conductive structure, and the second gate conductive structure. A bit line contact hole is formed in the inter-layer dielectric to expose the top of the first conductive layer. A second conductive layer is formed in the bit line contact hole, in which the combination of the second conductive layer and the first conductive layer serves as a damascene bit line contact plug.Type: ApplicationFiled: November 28, 2006Publication date: May 3, 2007Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Yi-Nan Chen, Jeng-Ping Lin, Chih-Ching Lin, Hui-Min Mao
-
Patent number: 7067418Abstract: A method for fabricating interconnects is provided. The method comprises forming a conducting line on a first dielectric layer; forming a first liner layer on the surfaces of the first dielectric layer and the conducting line; forming a second liner layer on the first liner layer; forming a second dielectric layer on the second liner layer, wherein the etching selectivity rate of the second dielectric layer is higher than the etching selectivity rate of the second liner; and patterning the second dielectric layer to form a contact window opening through the second liner layer and the first liner layer to expose the surface of the conducting line. Because the second dielectric layer having an etching rate higher than the etching rate of the second liner layer, the second liner layer can be used as an etch stop layer while patterning the second dielectric layer.Type: GrantFiled: May 27, 2005Date of Patent: June 27, 2006Assignee: Nanya Technology CorporationInventors: Tse-Yao Huang, Yi-Nan Chen, Chih-Ching Lin
-
Patent number: 6992393Abstract: A method for fabricating interconnects is provided. The method comprises forming a conducting line on a first dielectric layer; forming a first liner layer on the surfaces of the first dielectric layer and the conducting line; forming a second liner layer on the first liner layer; forming a second dielectric layer on the second liner layer, wherein the etching selectivity rate of the second dielectric layer is higher than the etching selectivity rate of the second liner; and patterning the second dielectric layer to form a contact window opening through the second liner layer and the first liner layer to expose the surface of the conducting line. Because the second dielectric layer having an etching rate higher than the etching rate of the second liner layer, the second liner layer can be used as an etch stop layer while patterning the second dielectric layer.Type: GrantFiled: March 29, 2004Date of Patent: January 31, 2006Assignee: Nanya Technology Corp.Inventors: Tse-Yao Huang, Yi-Nan Chen, Chih-Ching Lin
-
Publication number: 20050202671Abstract: A method for fabricating interconnects is provided. The method comprises forming a conducting line on a first dielectric layer; forming a first liner layer on the surfaces of the first dielectric layer and the conducting line; forming a second liner layer on the first liner layer; forming a second dielectric layer on the second liner layer, wherein the etching selectivity rate of the second dielectric layer is higher than the etching selectivity rate of the second liner; and patterning the second dielectric layer to form a contact window opening through the second liner layer and the first liner layer to expose the surface of the conducting line. Because the second dielectric layer having an etching rate higher than the etching rate of the second liner layer, the second liner layer can be used as an etch stop layer while patterning the second dielectric layer.Type: ApplicationFiled: May 27, 2005Publication date: September 15, 2005Inventors: Tse-Yao Huang, Yi-Nan Chen, Chih-Ching Lin
-
Publication number: 20050048761Abstract: Disclosed is a method for forming conducting wire and contact opening in a semiconductor device. The method comprises steps of providing a substrate; forming a first dielectric layer on the substrate; digging a via in the first dielectric layer and filling metal therein; forming a conductor layer on the first dielectric including the via; forming a metal layer on the conductor layer; removing unnecessary portions of the conductor/metal layers to define recesses, with the left portions to form conducting wires; applying a second dielectric layer to fill the recesses and performing planarization thereto to expose the conducting wires; forming a third dielectric layer; forming photoresist of predetermined pattern on the third dielectric layer; removing predetermined portion of the third dielectric layer to form a contact opening; and removing the photoresist.Type: ApplicationFiled: August 25, 2003Publication date: March 3, 2005Applicant: NANYA Technology CoroporationInventors: Chih-Ching Lin, Yi-Nan Chen
-
Publication number: 20050048749Abstract: A method for fabricating interconnects is provided. The method comprises forming a conducting line on a first dielectric layer; forming a first liner layer on the surfaces of the first dielectric layer and the conducting line; forming a second liner layer on the first liner layer; forming a second dielectric layer on the second liner layer, wherein the etching selectivity rate of the second dielectric layer is higher than the etching selectivity rate of the second liner; and patterning the second dielectric layer to form a contact window opening through the second liner layer and the first liner layer to expose the surface of the conducting line. Because the second dielectric layer having an etching rate higher than the etching rate of the second liner layer, the second liner layer can be used as an etch stop layer while patterning the second dielectric layer.Type: ApplicationFiled: March 29, 2004Publication date: March 3, 2005Inventors: TSE-YAO HUANG, YI-NAN CHEN, CHIH-CHING LIN
-
Publication number: 20040219462Abstract: A fabrication method for a damascene bit line contact plug. A semiconductor substrate has a first gate conductive structure, a second gate conductive structure and a source/drain region formed therebetween. A first conductive layer is formed in a space between the first gate conductive structure and the second gate conductive structure to be electrically connected to the source/drain region. An inter-layer dielectric with a planarized surface is formed to cover the first conductive layer, the first gate conductive structure, and the second gate conductive structure. A bit line contact hole is formed in the inter-layer dielectric to expose the top of the first conductive layer. A second conductive layer is formed in the bit line contact hole, in which the combination of the second conductive layer and the first conductive layer serves as a damascene bit line contact plug.Type: ApplicationFiled: November 18, 2003Publication date: November 4, 2004Applicant: Nanya Technology CorporationInventors: Yi-Nan Chen, Jeng-Ping Lin, Chih-Ching Lin, Hui-Min Mao
-
Publication number: 20040209429Abstract: A method of forming bit line contact. A substrate has device and peripheral contact areas, with the device area having transistors including a gate electrode, a doped region, and a pair of barrier spacers formed on opposing sidewalls of two adjacent gate electrodes. A dielectric layer is formed overlying the substrate, and a contact formed through the dielectric layer, exposing the doped region. Finally, a conductive layer is formed as a bit line contact plug to fill the bit line contact.Type: ApplicationFiled: November 24, 2003Publication date: October 21, 2004Applicant: Nanya Technology CorporationInventors: Chih-Ching Lin, Yi-Nan Chen
-
Patent number: 6586324Abstract: A method of forming interconnects. An oxide masking layer with patterns is formed overlaying the metal layer. The patterns of the masking layer are transferred into the metal layer so as to form an opening. Then, a silicon nitride liner is conformally formed on the masking layer, the metal layer and the first insulating layer. Next, the silicon nitride liner and the masking layer are partially removed by reactive ion etching to leave a facet mask to reduce the aspect ratio of the opening followed by removal of the remaining silicon nitride liner. Then, an insulating layer is deposited to fill the opening.Type: GrantFiled: January 25, 2002Date of Patent: July 1, 2003Assignee: Nanya Technology CorporationInventors: Tse-Yao Huang, Chih-Ching Lin, Yu-Chi Sun, Chang Rong Wu, Shing-Yih Shih
-
Publication number: 20030082899Abstract: A method of forming interconnects. An oxide masking layer with patterns is formed overlaying the metal layer. The patterns of the masking layer are transferred into the metal layer so as to form an opening. Then, a silicon nitride liner is conformally formed on the masking layer, the metal layer and the first insulating layer. Next, the silicon nitride liner and the masking layer are partially removed by reactive ion etching to leave a facet mask to reduce the aspect ratio of the opening followed by removal of the remaining silicon nitride liner. Then, an insulating layer is deposited to fill the opening.Type: ApplicationFiled: January 25, 2002Publication date: May 1, 2003Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Tse-Yao Huang, Chih-Ching Lin, Yu-Chi Sun, Chang Rong Wu, Shing-Yih Shih
-
Patent number: 6468908Abstract: This invention relates to a method of fabricating metal wiring, whereby sputtered metal is rapidly cooled down by a post-metal quenching process, to prevent deleterious CuAl2 precipitation. The main embodiments are the formation of a TiN reactively sputtered bottom barrier layer, followed by a sputtered Al—Cu alloy wiring layer immediately followed by an in situ post-metal quench (key step), then followed by a reactively sputtered second TiN top barrier layer. The “in situ” post-metal quench is especially effective by employing wafer backside cooling using low temperature helium gas or argon gas, cooling the substrate from a high temperature range of 450 to 150 °C., to a low temperature range near room temperature, in a short time interval of between 30 to 180 seconds. The CuAl2 precipitates if allowed to form, block the etch removal of the underlying TiN layer causing electrical shorts between closely spaced lines.Type: GrantFiled: July 9, 2001Date of Patent: October 22, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Cheng-Shien Chen, Li-Der Chen, Chih-Min Wen, Chung Liu, Chih-Ching Lin
-
Patent number: 5553711Abstract: A wafer container having an enclosure member and a body member. The body member having a base, a plurality of spaced arcuate members on the base adapted to encircle wafers stacked on the base. A layer of resilient material on the insides of the arcuate members. A retainer member with flaps positioned between the arcuate members on the top of a stack of wafers.Type: GrantFiled: July 3, 1995Date of Patent: September 10, 1996Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chih-Ching Lin, Jin-Chys Tai
-
Patent number: 5366079Abstract: The container has an enclosure member and a body member which together enclose a volume to accept wafers for storage, for handling, or for transportation. The body member has a base, and a plurality of spaced upright arcuate members supported on the base that are adapted to encircle wafers stacked on the base. An enclosure member has a circular top wall and a cylindrically shaped wall that is adapted to encompass and enclose the arcuate members. The retainer element has a flat central portion, and a plurality of flexible outwardly extending flaps depending from the central portion. The retainer element fits within the arcuate members of the body member with the end portions of the flaps positioned in the slots between the arcuate members.Type: GrantFiled: August 19, 1993Date of Patent: November 22, 1994Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chih-Ching Lin, Jiin C. Tai, Jane-Hong Huang, Ying-Kuang Peng