Patents by Inventor Chih-Ming Kuo
Chih-Ming Kuo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240121523Abstract: A light-adjusting device having first regions and second regions is provided. The light-adjusting device includes pillars that form several groups of meta structures. The groups of meta structures correspond to the first regions, and from a top view, the first regions and the second regions are arranged in a checkerboard pattern.Type: ApplicationFiled: October 7, 2022Publication date: April 11, 2024Inventors: Kai-Hao CHANG, Chun-Yuan WANG, Shin-Hong KUO, Zong-Ru TU, Po-Hsiang WANG, Chih-Ming WANG
-
Publication number: 20240107702Abstract: An information handling system having a reconfigurable cooling fan holder including a plurality of cooling fans of a cooling system operatively coupled to the reconfigurable cooling fan holder, a reconfigurable frame having a plurality of slidingly adjustable walls including a pair of lengthwise slidingly adjustable walls and a widthwise slidingly adjustable wall where the pair of lengthwise slidingly adjustable walls may be expanded or reduced in length by sliding the at least two slide bars nested adjacent to one another forming each lengthwise slidingly adjustable wall to extend or contract each lengthwise slidingly adjustable wall, and the widthwise slidingly adjustable wall may be expanded or reduced in width by sliding the at least two slide bars nested adjacent to one another forming the widthwise slidingly adjustable wall to extend or contract the widthwise slidingly adjustable wall for adjusting the width and length of the reconfigurable cooling fan holder.Type: ApplicationFiled: September 22, 2022Publication date: March 28, 2024Applicant: Dell Products, LPInventors: Chung-An Lin, Yu-Ming Kuo, Chih-Yung Yang
-
Patent number: 11943584Abstract: A micro-electro-mechanical system (MEMS) microphone is provided. The MEMS microphone includes a substrate, a diaphragm, a backplate and a first protrusion. The substrate has an opening portion. The diaphragm is disposed on one side of the substrate and extends across the opening portion of the substrate. The backplate includes a plurality of acoustic holes. The backplate is disposed on one side of the diaphragm. An air gap is formed between the backplate and the diaphragm. The first protrusion extends from the backplate towards the air gap.Type: GrantFiled: April 7, 2022Date of Patent: March 26, 2024Assignee: FORTEMEDIA, INC.Inventors: Chih-Yuan Chen, Jien-Ming Chen, Feng-Chia Hsu, Wen-Shan Lin, Nai-Hao Kuo
-
Publication number: 20240087961Abstract: The embodiments described herein are directed to a method for reducing fin oxidation during the formation of fin isolation regions. The method includes providing a semiconductor substrate with an n-doped region and a p-doped region formed on a top portion of the semiconductor substrate; epitaxially growing a first layer on the p-doped region; epitaxially growing a second layer different from the first layer on the n-doped region; epitaxially growing a third layer on top surfaces of the first and second layers, where the third layer is thinner than the first and second layers. The method further includes etching the first, second, and third layers to form fin structures on the semiconductor substrate and forming an isolation region between the fin structures.Type: ApplicationFiled: November 21, 2023Publication date: March 14, 2024Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Hung-Ju CHOU, Chih-Chung Chang, Jun-Ming Kuo, Che-Yuan Hsu, Pei-Ling Kao, Chen-Hsuan Liao
-
Patent number: 11923250Abstract: The embodiments described herein are directed to a method for reducing fin oxidation during the formation of fin isolation regions. The method includes providing a semiconductor substrate with an n-doped region and a p-doped region formed on a top portion of the semiconductor substrate; epitaxially growing a first layer on the p-doped region; epitaxially growing a second layer different from the first layer on the n-doped region; epitaxially growing a third layer on top surfaces of the first and second layers, where the third layer is thinner than the first and second layers. The method further includes etching the first, second, and third layers to form fin structures on the semiconductor substrate and forming an isolation region between the fin structures.Type: GrantFiled: July 28, 2022Date of Patent: March 5, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Hung-Ju Chou, Chih-Chung Chang, Jiun-Ming Kuo, Che-Yuan Hsu, Pei-Ling Gao, Chen-Hsuan Liao
-
Publication number: 20230378044Abstract: A flip-chip bonding structure includes a substrate and a chip. A lead of the substrate includes a body, a hollow opening, a bonding island and at least one connecting bridge. The hollow opening is in the body and surrounded by the body. The bonding island is located in the hollow opening such that there is a hollow space in the hollow opening and located between the body and the bonding island. The connecting bridge is located in the hollow space to connect the body and the bonding island. A bump of the chip is bonded to the bonding island by a solder. The solder is restricted on the bonding island and separated from the body by the hollow space so as to avoid the solder from overflowing to the body and avoid the chip from shifting.Type: ApplicationFiled: February 14, 2023Publication date: November 23, 2023Inventors: Chin-Tang Hsieh, Lung-Hua Ho, Chih-Ming Kuo, Chun-Ting Kuo, Yu-Hui Hu, Chih-Hao Chiang, Chen-Yu Wang, Kung-An Lin, Pai-Sheng Cheng
-
Publication number: 20230170301Abstract: A semiconductor structure includes a substrate, a dielectric layer, a connection layer and wire layers. The dielectric layer is disposed on a surface of the substrate and includes vias showing the surface. The connection layer is disposed on the dielectric layer, a first connection portion of the connection layer is located in the vias and connected to the surface, a second connection portion of the connection layer is connected to the dielectric layer. A first ground portion of the ground metal layer is connected to the first connection portion of the connection layer, and a second ground portion of the ground metal layer is connected to the second connection portion of the connection layer. Each of the wire layers is disposed on the second connection portion of the connection layer, and the second ground portion is located between the adjacent wire layers.Type: ApplicationFiled: October 25, 2022Publication date: June 1, 2023Inventors: Chin-Tang Hsieh, You-Ming Hsu, Chun-Ting Kuo, Lung-Hua Ho, Chih-Ming Kuo
-
Patent number: 11651974Abstract: A method of fabricating a semiconductor package includes the steps of: disposing semiconductor devices on a carrier; forming an encapsulation on the carrier to cover the semiconductor devices, a recession of the encapsulation includes a strengthening portion and a recessed portion, the strengthening portion protrudes from the recessed portion and surrounds the recessed portion; and removing the strengthening portion of the recession of the encapsulation.Type: GrantFiled: January 29, 2021Date of Patent: May 16, 2023Assignee: CHIPBOND TECHNOLOGY CORPORATIONInventors: Chih-Ming Kuo, Lung-Hua Ho, You-Ming Hsu, Fei-Jain Wu
-
Publication number: 20230135424Abstract: A package including a first carrier, a seed layer, wires, a die and a molding material is provided. The first carrier is removed to expose the seed layer after disposing a second carrier on the molding material, then the seed layer is removed to expose the wires, and a gold layer is deposited on each of the wires by immersion gold plating, finally a semiconductor device is obtained. The gold layer is provided to protect the wires from oxidation and improve solder joint reliability.Type: ApplicationFiled: August 26, 2022Publication date: May 4, 2023Inventors: Shrane-Ning Jenq, Wen-Cheng Hsu, Chen-Yu Wang, Chih-Ming Kuo, Chwan-Tyaw Chen, Lung-Hua Ho
-
Patent number: 11528825Abstract: A server rack assembly includes a pair of mounting units each including a panel, an adjustment plate, and rails. The panel has a first panel flange to connect a front support post. The adjustment plate is movably connected to the panel for connecting a rear support post and is adjustable to suit varying distances between front and rear support posts. The rails are detachably mounted on the panel; a gap between two rails is adjustable to accommodate different server devices.Type: GrantFiled: August 26, 2020Date of Patent: December 13, 2022Assignee: Mitac Computing Technology CorporationInventor: Chih-Ming Kuo
-
Publication number: 20220336233Abstract: A method of fabricating a semiconductor package includes the steps of: disposing semiconductor devices on a carrier; forming an encapsulation on the carrier to cover the semiconductor devices, a recession of the encapsulation includes a strengthening portion and a recessed portion, the strengthening portion protrudes from the recessed portion and surrounds the recessed portion; and removing the strengthening portion of the recession of the encapsulation.Type: ApplicationFiled: July 1, 2022Publication date: October 20, 2022Inventors: Chih-Ming Kuo, Lung-Hua Ho, You-Ming Hsu, Fei-Jain Wu
-
Publication number: 20220037166Abstract: A method of fabricating a semiconductor package includes the steps of: disposing semiconductor devices on a carrier; forming an encapsulation on the carrier to cover the semiconductor devices, a recession of the encapsulation includes a strengthening portion and a recessed portion, the strengthening portion protrudes from the recessed portion and surrounds the recessed portion; and removing the strengthening portion of the recession of the encapsulation.Type: ApplicationFiled: January 29, 2021Publication date: February 3, 2022Inventors: Chih-Ming Kuo, Lung-Hua Ho, You-Ming Hsu, Fei-Jain Wu
-
Publication number: 20210084789Abstract: A server rack assembly includes a pair of mounting units each including a panel, an adjustment plate, and rails. The panel has a first panel flange to connect a front support post. The adjustment plate is movably connected to the panel for connecting a rear support post and is adjustable to suit varying distances between front and rear support posts. The rails are detachably mounted on the panel; a gap between two rails is adjustable to accommodate different server devices.Type: ApplicationFiled: August 26, 2020Publication date: March 18, 2021Applicant: Mitac Computing Technology CorporationInventor: Chih-Ming KUO
-
Patent number: 9496417Abstract: A non-volatile memory cell includes a tunneling part; a coupling device; a read transistor; a first select transistor connected to the read transistor forming a read path with the read transistor in a read mode; an erase tunneling structure forming a tunneling ejection path in an erase mode; and a program tunneling structure forming a tunneling injection path in an program mode; wherein the read path is different from the tunneling ejection path and the tunneling injection path.Type: GrantFiled: March 11, 2015Date of Patent: November 15, 2016Assignee: AMIC Technology CorporationInventors: Hsiao-Hua Lu, Chih-Ming Kuo, Chih-Lung Chang
-
Publication number: 20160211029Abstract: A non-volatile memory cell comprises a tunneling part; a coupling device; a read transistor; a first select transistor connected to the read transistor forming a read path with the read transistor in a read mode; an erase tunneling structure forming a tunneling ejection path in an erase mode; and a program tunneling structure forming a tunneling injection path in an program mode; wherein the read path is different from the tunneling ejection path and the tunneling injection path.Type: ApplicationFiled: March 11, 2015Publication date: July 21, 2016Inventors: Hsiao-Hua Lu, Chih-Ming Kuo, Chih-Lung Chang
-
Patent number: 9159660Abstract: A semiconductor package structure includes a first substrate, a second substrate and an encapsulant. The first substrate comprises a plurality of first bumps and a plurality of first solder layers. Each of the first solder layers is formed on each of the first bumps and comprises a cone-shaped slot having an inner surface. The second substrate comprises a plurality of second bumps and a plurality of second solder layers. Each of the second solder layers is formed on each of the second bumps and comprises an outer surface. Each of the second solder layers is a cone-shaped body. The second solder layer couples to the first solder layer and is accommodated within the first solder layer. The inner surface of the cone-shaped slot contacts with the outer surface of the second solder layer. The encapsulant is formed between the first substrate and the second substrate.Type: GrantFiled: October 1, 2013Date of Patent: October 13, 2015Assignee: CHIPBOND TECHNOLOGY CORPORATIONInventors: Chin-Tang Hsieh, Chih-Ming Kuo, Chia-Jung Tu, Shih-Chieh Chang, Chih-Hsien Ni, Lung-Hua Ho, Chaun-Yu Wu, Kung-An Lin
-
Patent number: 9059260Abstract: A semiconductor manufacturing method includes providing a carrier; forming a first photoresist layer; forming plural core portions; removing the first photoresist layer; forming a second photoresist layer; forming a plurality of connection portions, each of the plurality of connection portions includes a first connection layer and a second connection layer and connects to each of the core portions to form a hybrid bump, wherein each of the first connection layers comprises a base portion, a projecting portion and an accommodating space, each base portion comprises an upper surface, each projecting portion is protruded to the upper surface and located on top of each core portion, each accommodating space is located outside each projecting portion, the second connection layers cover the projecting portions and the upper surfaces, and the accommodating spaces are filled by the second connection layers; removing the second photoresist layer to reveal the hybrid bumps.Type: GrantFiled: January 27, 2014Date of Patent: June 16, 2015Assignee: CHIPBOND TECHNOLOGY CORPORATIONInventors: Chih-Ming Kuo, Lung-Hua Ho, Shih-Chieh Chang, Chia-Yeh Huang, Chin-Tang Hsieh
-
Patent number: 8982641Abstract: A memory erasing method and a driving circuit thereof are introduced, when cells are selected to be erased, the method includes setting gates of cells which are not selected to be erased and are located at a selected block, drains of all the cells in a selected bank, and the gate of the unselected cells to be floating; supplying a positive voltage to all the sources in a selected bank and their shared P well and N well; and supplying a negative voltage to the gates of the cells located in a selected block and selected to be erased. Accordingly, a positive coupling voltage from P wells is received whenever gates are floating, so as to inhibit erasure of unselected blocks and thereby streamline decoding, thus making it easy to attain further expansion of blocks or banks with a small layout area and partition of sectors in the blocks.Type: GrantFiled: July 3, 2012Date of Patent: March 17, 2015Assignee: EON Silicon Solution Inc.Inventors: Hsiao-Hua Lu, Chih-Ming Kuo, Yu-Chun Wang
-
Patent number: 8963675Abstract: A method for fabricating a carrier with a three-dimensional inductor comprises the steps of providing a substrate having a protective layer; forming a first photoresist layer on the protective layer; patterning the first photoresist layer to form a second opening and a plurality of disposing slots; forming a first metal layer in second opening and disposing slots; removing the first photoresist layer; forming a first dielectric layer on the protective layer; forming a second photoresist layer on the first dielectric layer; patterning the second photoresist layer to form a plurality of slots; forming a second metal layer in slots to form a plurality of inductive portions; removing the second photoresist layer; forming a second dielectric layer on the first dielectric layer; forming a third photoresist layer on the second dielectric layer; patterning the third photoresist layer to form a plurality of slots; and forming a third metal layer in slots.Type: GrantFiled: October 4, 2012Date of Patent: February 24, 2015Assignee: Chipbond Technology CorporationInventors: Chih-Ming Kuo, You-Ming Hsu
-
Patent number: 8953309Abstract: An electronic device is provided, including a main body, a bottom shell, and an electrical connection port. The bottom shell is pivotally connected to the main body, and the electrical connection port is disposed on the bottom shell. When the bottom shell is in a closed position relative to the main body, the electrical connection port is covered by the main body. When the bottom shell rotates from the closed position to an opened position relative to the main body, an opening is formed between the main body and the bottom shell, and the electrical connection port is exposed to the opening.Type: GrantFiled: September 14, 2012Date of Patent: February 10, 2015Assignee: Acer IncorporatedInventors: Cheng-Mao Chang, Ching-Piao Kuan, Chih-Ming Kuo, Yan-Lin Kuo