Patents by Inventor Chih-Ming Kuo
Chih-Ming Kuo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8581384Abstract: A semiconductor package structure comprises a lead frame, at least one chip, a molding compound and an anti-conduction film. The lead frame comprises a plurality of leads, each of the leads comprises a first end portion and a second end portion, wherein the first end portion comprises a first upper surface and a first lower surface, and the second end portion comprises a second upper surface and a second lower surface. The chip comprises a plurality of bumps electrically connected with the lead frame. The chip and the leads are covered with the molding compound. The first lower surface of each of the first end portions and the second lower surface of each of the second end portions are exposed by the molding compound. The first lower surface of the first end portion of each of the leads is covered with the anti-conduction film.Type: GrantFiled: March 22, 2012Date of Patent: November 12, 2013Assignee: Chipbond Technology CorporationInventors: Chin-Tang Hsieh, Chih-Ming Kuo, Chia-Jung Tu, Shih-Chieh Chang, Lung-Hua Ho, Chih-Hsien Ni
-
Publication number: 20130249070Abstract: A semiconductor package structure comprises a lead frame, at least one chip, a molding compound and an anti-conduction film. The lead frame comprises a plurality of leads, each of the leads comprises a first end portion and a second end portion, wherein the first end portion comprises a first upper surface and a first lower surface, and the second end portion comprises a second upper surface and a second lower surface. The chip comprises a plurality of bumps electrically connected with the lead frame. The chip and the leads are covered with the molding compound. The first lower surface of each of the first end portions and the second lower surface of each of the second end portions are exposed by the molding compound. The first lower surface of the first end portion of each of the leads is covered with the anti-conduction film.Type: ApplicationFiled: March 22, 2012Publication date: September 26, 2013Applicant: CHIPBOND TECHNOLOGY CORPORATIONInventors: Chin-Tang Hsieh, Chih-Ming Kuo, Chia-Jung Tu, Shih-Chieh Chang, Lung-Hua Ho, Chih-Hsien Ni
-
Publication number: 20130225001Abstract: An electronic device is provided, including a main body, a bottom shell, and an electrical connection port. The bottom shell is pivotally connected to the main body, and the electrical connection port is disposed on the bottom shell. When the bottom shell is in a closed position relative to the main body, the electrical connection port is covered by the main body. When the bottom shell rotates from the closed position to an opened position relative to the main body, an opening is formed between the main body and the bottom shell, and the electrical connection port is exposed to the opening.Type: ApplicationFiled: September 14, 2012Publication date: August 29, 2013Applicant: ACER INCORPORATEDInventors: Cheng-Mao CHANG, Ching-Piao KUAN, Chih-Ming KUO, Yan-Lin KUO
-
Patent number: 8513772Abstract: A method for fabricating a inductor carrier comprises the steps of providing a substrate with a protective layer; forming a first photoresist layer on protective layer; patterning the first photoresist layer to form a first opening and first apertures; forming a first metal layer within first opening and first apertures; removing the first photoresist layer; forming a first dielectric layer on protective layer; forming a second photoresist layer on first dielectric layer; patterning the second photoresist layer to form a second aperture and a plurality of third apertures; forming a second metal layer within second aperture and third apertures; removing the second photoresist layer; forming a second dielectric layer on first dielectric layer; forming a third photoresist layer on second dielectric layer; patterning the third photoresist layer to form a fifth aperture and sixth apertures; forming a third metal layer within fifth aperture and sixth apertures.Type: GrantFiled: January 11, 2013Date of Patent: August 20, 2013Assignee: Chipbond Technology CorporationInventors: Chih-Ming Kuo, You-Ming Hsu
-
Publication number: 20130193570Abstract: A bumping process includes providing a silicon substrate; forming a titanium-containing metal layer on silicon substrate, the titanium-containing metal layer comprises a plurality of first areas and a plurality of second areas; forming a first photoresist layer on titanium-containing metal layer; patterning the first photoresist layer to form a plurality of first opening slots; forming a plurality of copper bumps within first opening slots, said copper bump comprises a first top surface and a first ring surface; removing the first photoresist layer; forming a second photoresist layer on titanium-containing metal layer; patterning the second photoresist layer to form a plurality of second opening slots; forming a plurality of bump isolation layers at spaces, the first top surfaces and the first ring surfaces; forming a plurality of connective layers on bump isolation layers; removing the second photoresist layer, removing the second areas to form an under bump metallurgy layer.Type: ApplicationFiled: February 1, 2012Publication date: August 1, 2013Applicant: CHIPBOND TECHNOLOGY CORPORATIONInventors: Chih-Ming Kuo, Yie-Chuan Chiu, Lung-Hua Ho
-
Publication number: 20130183823Abstract: A bumping process includes providing a silicon substrate, forming a titanium-containing metal layer on the silicon substrate, wherein the titanium-containing metal layer comprises a plurality of first areas and a plurality of second areas, forming a photoresist layer on the titanium-containing metal layer, patterning the photoresist layer to form a plurality of opening slots corresponded to the first areas of the titanium-containing metal layer, forming a plurality of copper bumps at the opening slots, proceeding a heat procedure, forming a plurality of bump isolation layers on the copper bumps, forming a plurality of connective layers on the bump isolation layers, removing the photoresist layer, removing the second areas and enabling each the first areas to form an under bump metallurgy layer.Type: ApplicationFiled: January 18, 2012Publication date: July 18, 2013Applicant: CHIPBOND TECHNOLOGY CORPORATIONInventors: Chih-Ming Kuo, Hua-An Dai, Cheng-Fan Lin, Yie-Chuan Chiu, Yung-Wei Hsieh
-
Patent number: 8450203Abstract: A bumping process comprises steps of forming a metal layer with copper on a substrate, and the metal layer with copper comprises a plurality of first zones and second zones; forming a photoresist layer on the metal layer with copper; patterning the photoresist layer to form a plurality of openings; forming a plurality of copper bumps within the openings, each of the copper bumps covers the first zones and comprises a first top surface; forming a connection layer on the first top surface; removing the photoresist layer; removing the second zones and enabling each of the first zones to form an under bump metallurgy layer, wherein the under bump metallurgy layer, the copper bump, and the connection layer possess their corresponded peripheral walls, and covering sections of a first protective layer formed on the connection layer may cover those peripheral walls to prevent ionization phenomenon.Type: GrantFiled: July 20, 2011Date of Patent: May 28, 2013Assignee: Chipbond Technology CorporationInventors: Chin-Tang Hsieh, Chih-Ming Kuo
-
Patent number: 8450049Abstract: A process for forming an anti-oxidant metal layer on an electronic device comprises the steps of providing a substrate; forming a conductive metal layer on the substrate; forming a first photoresist layer on the conductive metal layer; patterning the first photoresist layer to form apertures and first grooves; forming a connecting member having a top surface and a lateral surface in the aperture and the first groove; removing the first photoresist layer to reveal the top surface and the lateral surface; forming a second photoresist layer on the conductive metal layer; patterning the second photoresist layer to form apertures and second grooves; forming an anti-oxidant metal layer in aperture and second groove, the anti-oxidant metal layer covers the top surface and the lateral surface of the connecting member; and removing the second photoresist layer to reveal the anti-oxidant metal layer and the conductive metal layer.Type: GrantFiled: February 10, 2011Date of Patent: May 28, 2013Assignee: Chipbond Technology CorporationInventors: Chih-Ming Kuo, Yie-Chuan Chiu, Cheng-Hung Shih, Lung-Hua Ho
-
Patent number: 8432017Abstract: A method for fabricating a inductor carrier comprises the steps of providing a substrate with a protective layer; forming a first photoresist layer on protective layer; patterning the first photoresist layer to form a first opening and first apertures; forming a first metal layer within first opening and first apertures; removing the first photoresist layer; forming a first dielectric layer on protective layer; forming a second photoresist layer on first dielectric layer; patterning the second photoresist layer to form a second aperture and a plurality of third apertures; forming a second metal layer within second aperture and third apertures; removing the second photoresist layer; forming a second dielectric layer on first dielectric layer; forming a third photoresist layer on second dielectric layer; patterning the third photoresist layer to form a fifth aperture and sixth apertures; forming a third metal layer within fifth aperture and sixth apertures.Type: GrantFiled: September 28, 2011Date of Patent: April 30, 2013Assignee: ChipBond Technology CorporationInventors: Chih-Ming Kuo, You-Ming Hsu
-
Patent number: 8415243Abstract: A bumping process includes providing a silicon substrate, forming a titanium-containing metal layer on the silicon substrate, wherein the titanium-containing metal layer comprises a plurality of first areas and a plurality of second areas, forming a photoresist layer on the titanium-containing metal layer, patterning the photoresist layer to form a plurality of opening slots, forming a plurality of bottom coverage layers at the opening slots, proceeding a heat procedure, forming a plurality of external coverage layers to make each of the external coverage layers connect with each of the bottom coverage layers, wherein said external coverage layer and said bottom coverage layer form a wrap layer and completely surround the copper bump, forming a plurality of connective layers on the external coverage layers, removing the photoresist layer, removing the second areas and enabling each of the first areas to form an under bump metallurgy layer.Type: GrantFiled: January 18, 2012Date of Patent: April 9, 2013Assignee: Chipbond Technology CorporationInventors: Chih-Ming Kuo, Yie-Chuan Chiu, Lung-Hua Ho
-
Publication number: 20130075860Abstract: A method for fabricating a inductor carrier comprises the steps of providing a substrate with a protective layer; forming a first photoresist layer on protective layer; patterning the first photoresist layer to form a first opening and first apertures; forming a first metal layer within first opening and first apertures; removing the first photoresist layer; forming a first dielectric layer on protective layer; forming a second photoresist layer on first dielectric layer; patterning the second photoresist layer to form a second aperture and a plurality of third apertures; forming a second metal layer within second aperture and third apertures; removing the second photoresist layer; forming a second dielectric layer on first dielectric layer; forming a third photoresist layer on second dielectric layer; patterning the third photoresist layer to form a fifth aperture and sixth apertures; forming a third metal layer within fifth aperture and sixth apertures.Type: ApplicationFiled: September 28, 2011Publication date: March 28, 2013Applicant: CHIPBOND TECHNOLOGY CORPORATIONInventors: Chih-Ming Kuo, You-Ming Hsu
-
Publication number: 20130022830Abstract: A bumping process comprises steps of forming a metal layer with copper on a substrate, and the metal layer with copper comprises a plurality of first zones and second zones; forming a photoresist layer on the metal layer with copper; patterning the photoresist layer to form a plurality of openings; forming a plurality of copper bumps within the openings, each of the copper bumps covers the first zones and comprises a first top surface; forming a connection layer on the first top surface; removing the photoresist layer; removing the second zones and enabling each of the first zones to form an under bump metallurgy layer, wherein the under bump metallurgy layer, the copper bump, and the connection layer possess their corresponded peripheral walls, and covering sections of a first protective layer formed on the connection layer may cover those peripheral walls to prevent ionization phenomenon.Type: ApplicationFiled: July 20, 2011Publication date: January 24, 2013Applicant: CHIPBOND TECHNOLOGY CORPORATIONInventors: Chin-Tang Hsieh, Chih-Ming Kuo
-
Patent number: 8347490Abstract: A method for fabricating a carrier with a three-dimensional inductor comprises the steps of providing a substrate having a protective layer; forming a first photoresist layer on the protective layer; patterning the first photoresist layer to form a second opening and a plurality of disposing slots; forming a first metal layer in second opening and disposing slots; removing the first photoresist layer; forming a first dielectric layer on the protective layer; forming a second photoresist layer on the first dielectric layer; patterning the second photoresist layer to form a plurality of slots; forming a second metal layer in slots to form a plurality of inductive portions; removing the second photoresist layer; forming a second dielectric layer on the first dielectric layer; forming a third photoresist layer on the second dielectric layer; patterning the third photoresist layer to form a plurality of slots; and forming a third metal layer in slots.Type: GrantFiled: June 30, 2011Date of Patent: January 8, 2013Assignee: Chipbond Technology CorporationInventors: Chih-Ming Kuo, You-Ming Hsu
-
Publication number: 20130002387Abstract: A method for fabricating a carrier with a three-dimensional inductor comprises the steps of providing a substrate having a protective layer; forming a first photoresist layer on the protective layer; patterning the first photoresist layer to form a second opening and a plurality of disposing slots; forming a first metal layer in second opening and disposing slots; removing the first photoresist layer; forming a first dielectric layer on the protective layer; forming a second photoresist layer on the first dielectric layer; patterning the second photoresist layer to form a plurality of slots; forming a second metal layer in slots to form a plurality of inductive portions; removing the second photoresist layer; forming a second dielectric layer on the first dielectric layer; forming a third photoresist layer on the second dielectric layer; patterning the third photoresist layer to form a plurality of slots; and forming a third metal layer in slots.Type: ApplicationFiled: June 30, 2011Publication date: January 3, 2013Inventors: Chih-Ming Kuo, You-Ming Hsu
-
Publication number: 20120211257Abstract: A pyramid bump structure for electrically coupling to a bond pad on a carrier comprises a conductive block disposed at the bond pad and an oblique pyramid insulation layer covered at one side of the conductive block. The oblique pyramid insulation layer comprises a bottom portion and a top portion, and outer diameter of the oblique pyramid insulation layer is tapered from the bottom portion to the top portion. When the carrier is connected with a substrate and an anisotropic conductive film disposed at the substrate, the pyramid bump structure may rapidly embed into the anisotropic conductive film to raise the flow rate of the anisotropic conductive film. Further, a short phenomenon between adjacent bumps can be avoided to raise the yield rate of package process.Type: ApplicationFiled: February 18, 2011Publication date: August 23, 2012Inventors: Chih-Hung Wu, Lung-Hua Ho, Chih-Ming Kuo, Cheng-Hung Shih, Yie-Chuan Chiu
-
Publication number: 20120208129Abstract: A process for forming an anti-oxidant metal layer on an electronic device comprises the steps of providing a substrate; forming a conductive metal layer on the substrate; forming a first photoresist layer on the conductive metal layer; patterning the first photoresist layer to form apertures and first grooves; forming a connecting member having a top surface and a lateral surface in the aperture and the first groove; removing the first photoresist layer to reveal the top surface and the lateral surface; forming a second photoresist layer on the conductive metal layer; patterning the second photoresist layer to form apertures and second grooves; forming an anti-oxidant metal layer in aperture and second groove, the anti-oxidant metal layer covers the top surface and the lateral surface of the connecting member; and removing the second photoresist layer to reveal the anti-oxidant metal layer and the conductive metal layer.Type: ApplicationFiled: February 10, 2011Publication date: August 16, 2012Inventors: Chih-Ming Kuo, Yie-Chuan Chiu, Cheng-Hung Shih, Lung-Hua Ho
-
Publication number: 20110032386Abstract: An image capturing system and a sensing module are provided. The image capturing system includes a lens module, an image sensing element, and an adjustment element. The lens module is used for converging light of an object to an imaging surface. The image sensing element has a receiving surface for receiving the light of the object to form an image. The adjustment element is connected to the image sensing element and used for adjusting a curvature value of the receiving surface, so that the receiving surface matches the imaging surface.Type: ApplicationFiled: August 6, 2010Publication date: February 10, 2011Inventors: Hung-Yin Tsai, Chih-Ming Kuo
-
Publication number: 20100037042Abstract: An exemplary system for switching BIOS set-values includes a south bridge chip, a memory unit, a switching unit, and a BIOS chip. The south bridge chip is connected to the memory unit and the switching unit, and connected to the BIOS chip via a bus. The memory unit is configured for storing a plurality of groups of predetermined BIOS set-values. The switching unit controls the south bridge chip to selectively read a group of BIOS set-values from the memory unit, and then to write the group of BIOS set-values into the BIOS chip.Type: ApplicationFiled: September 25, 2008Publication date: February 11, 2010Applicant: HON HAI PRECISION INDUSTRY CO., LTD.Inventor: CHIH-MING KUO
-
Publication number: 20100014353Abstract: In a flash memory device with switching I/O structure for applying in flash memory products, depending on actual need for input and/or output pins, other pins may be flexibly switched to input, output, or bi-directional pins through software and/or hardware and/or CAM access. Therefore, data input and/or output rate may be changed through switching the I/O structure. Moreover, after the I/O configuration, the switched other pins may start data input/output immediately after the flash memory is started to operate, without the need of waiting for several input/output phases.Type: ApplicationFiled: July 16, 2008Publication date: January 21, 2010Inventors: Hsiao-Hua Lu, Chih-Ming Kuo
-
Publication number: 20090158024Abstract: A dual BIOS circuit includes a first BIOS chip, a second BIOS chip, and a transistor. The first and the second BIOS chip include a setup program configured for setting the voltage of a GPIO pin of a Southbridge chip. The first and the second BIOS chip are connected to the Southbridge chip. The gate of the transistor is connected to the GPIO pin of the Southbridge chip. The drain of the transistor is connected to a power supply via a resistor, and connected to a detecting pin of the Southbridge chip. The source of the transistor is grounded. The power supply is connected to a signal pin of the Southbridge chip. The first or second BIOS chip is selected to operate according to the voltage level at the detecting pin of the Southbridge chip.Type: ApplicationFiled: December 24, 2007Publication date: June 18, 2009Applicant: HON HAI PRECISION INDUSTRY CO., LTD.Inventors: JUI-TING HUNG, CHIH-MING KUO, MING-YI SHIH