Patents by Inventor Chin-Cheng Yang
Chin-Cheng Yang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240121899Abstract: An electronic device includes a substrate, a plurality of flexible circuit boards, a plurality of ICs and an insulator. The flexible circuit boards are disposed on the substrate. In a top view of the electronic device, the flexible circuit boards are overlapped with an edge of the substrate. The ICs are disposed on the substrate. The insulator is disposed on the flexible circuit boards and contacted the ICs, wherein the insulator has a first side and a second side opposite to the first side and the first side is closer to the edge than the second side. Along a first direction perpendicular to an extension direction of the edge, a first minimum distance between the second side and one of the ICs is less than a second minimum distance between the second side and one of the flexible circuit boards.Type: ApplicationFiled: December 19, 2023Publication date: April 11, 2024Inventors: Chin-Cheng Kuo, Chia-Chun Yang, Wen-Cheng Huang
-
Publication number: 20240071906Abstract: A semiconductor structure including a substrate and a pad structure is provided. The pad structure is located on the substrate. The pad structure includes material pairs and pads. The material pairs are stacked on the substrate to form a stair step structure. Each of the material pairs includes a conductive layer and a dielectric layer located on the conductive layer. Each of the pads includes a conductive pillar and a pad layer. The conductive pillar is embedded in the material pair and is connected to the conductive layer of the material pair. The pad layer is located on the conductive pillar.Type: ApplicationFiled: August 31, 2022Publication date: February 29, 2024Applicant: MACRONIX International Co., Ltd.Inventor: Chin-Cheng Yang
-
Patent number: 11901311Abstract: A method of fabricating a memory device includes patterning a stacked structure to form a first staircase structure and a second staircase structure; patterning a conductive layer under the stacked structure to form a first slit trench along a first direction; forming a first dielectric layer overlaying the first staircase structure and the second staircase structure and filling into the first slit trench, wherein the first dielectric layer filled in the first slit trench forms a first slit; patterning the first dielectric layer, the stacked structure, and the conductive layer to form multiple second slit trenches, wherein the second slit trenches along a second direction perpendicular to the first direction; performing a replacement process to replace the sacrificial layers with multiple gate conductive layers; and filling a second dielectric layer in the second slit trenches to form multiple second slits.Type: GrantFiled: July 30, 2021Date of Patent: February 13, 2024Assignee: MACRONIX International Co., Ltd.Inventor: Chin-Cheng Yang
-
Patent number: 11884603Abstract: The present invention utilizes a high-speed intensive mixer in a fluidizing-type, solid-phase, neutralization reactor to blend solid-state alkali hydroxide with any humic acid sources. The final product is a dry humic acid salt. The purpose of this innovative method is to eliminate a series of complicated unit operations commonly employed by the traditional process. These removed steps may include dissolving caustic soda, mixing in a paste-like formation, extrusion, granulation, drying, and grinding, etc. The invention contributes to a simplified flowsheet, resulting in sharply reduced equipment investment, plant space, and labor and energy costs. All of these factors coupled with increased productivity will drastically lower the overall production cost. Also, the reduction of dust pollution will greatly minimize the impact in environmental protection and safety issues.Type: GrantFiled: December 22, 2021Date of Patent: January 30, 2024Inventor: James Chin Cheng Yang
-
Publication number: 20230309299Abstract: A memory device includes a dielectric substrate, an interlayer structure, a plurality of channel pillars, a plurality of charge storage structures, a plurality of slit structures and an assistance structure. The dielectric substrate includes an array region and an iso region aside the array region. The interlayer structure is disposed in the array region and the iso region. The channel pillars penetrate through the interlayer structure in the array region. The charge storage structures are disposed between the interlayer structure and the plurality of channel pillars. The slit structures are disposed between the plurality of channel pillars, penetrate through the interlayer structure in the array region, and divide the interlayer structure into a plurality of blocks. The assistance structure is arranged in the iso region. The assistance structure includes at least one dummy slit structure having an extension direction different from an extension direction of the plurality of slit structures.Type: ApplicationFiled: March 23, 2022Publication date: September 28, 2023Applicant: MACRONIX International Co., Ltd.Inventor: Chin-Cheng Yang
-
Publication number: 20230298997Abstract: A routing pattern is provided. The routing pattern includes a first routing region, a second routing region and an interconnection region. The first routing region includes a plurality of first conductive lines extending along a first direction. The plurality of first conductive lines has a first pitch along a second direction perpendicular to the first direction. The second routing region includes a plurality of second conductive lines extending along the first direction. The plurality of second conductive lines has a second pitch along the second direction, and the second pitch is approximately equal to the first pitch. The interconnection region includes two body parts and a connecting part connecting to the body parts. The body parts are disposed separately along the first direction. A width of the connecting part along the second direction is smaller than a width of the body parts along the second direction.Type: ApplicationFiled: March 17, 2022Publication date: September 21, 2023Inventors: Chin-Cheng YANG, Yun-Chu LIN
-
Publication number: 20230061128Abstract: A memory device includes a substrate, a metal interconnect structure, a first stack structure, a second stack structure, a first conductive pillar, and a first contact. The metal interconnect structure is located on the substrate. The first stack structure is located on the metal interconnect structure and includes first conductive layers and first insulating layer that alternate with each other, and an insulating structure embedded in the first conductive layers and the first insulating layers. The second stack structure is located on the first stack structure and includes second insulating layers and middle layers that alternate with each other. The first conductive pillar is embedded in the insulating structure to be electrically connected to the metal interconnect structure. The first contact passes through the second insulating layers and the middle layers of the second stack structure to be electrically connected to the first conductive pillar.Type: ApplicationFiled: September 1, 2021Publication date: March 2, 2023Applicant: MACRONIX International Co., Ltd.Inventor: Chin-Cheng Yang
-
Publication number: 20230033311Abstract: A method of fabricating a memory device includes patterning a stacked structure to form a first staircase structure and a second staircase structure; patterning a conductive layer under the stacked structure to form a first slit trench along a first direction; forming a first dielectric layer overlaying the first staircase structure and the second staircase structure and filling into the first slit trench, wherein the first dielectric layer filled in the first slit trench forms a first slit; patterning the first dielectric layer, the stacked structure, and the conductive layer to form multiple second slit trenches, wherein the second slit trenches along a second direction perpendicular to the first direction; performing a replacement process to replace the sacrificial layers with multiple gate conductive layers; and filling a second dielectric layer in the second slit trenches to form multiple second slits.Type: ApplicationFiled: July 30, 2021Publication date: February 2, 2023Applicant: MACRONIX International Co., Ltd.Inventor: Chin-Cheng Yang
-
Publication number: 20220406709Abstract: A memory device includes a staircase structure, multiple first plugs, multiple second plugs, and multiple third plugs. The staircase structure includes multiple gate layers and multiple insulating layers alternately stacked on each other, and the staircase structure includes multiple first blocks and multiple second blocks which alternate with each other. The first plugs are disposed in the first blocks, and the first plugs in a same first block are staggered with each other. The second plugs are disposed in the first blocks. The second plugs in a same first block are staggered with each other, and the first plugs and the second plugs in a same first block are staggered with each other. The third plugs are disposed in the second blocks.Type: ApplicationFiled: June 17, 2021Publication date: December 22, 2022Applicant: MACRONIX International Co., Ltd.Inventor: Chin-Cheng Yang
-
Publication number: 20220112137Abstract: The present invention utilizes a high-speed intensive mixer in a fluidizing-type, solid-phase, neutralization reactor to blend solid-state alkali hydroxide with any humic acid sources. The final product is a dry humic acid salt. The purpose of this innovative method is to eliminate a series of complicated unit operations commonly employed by the traditional process. These removed steps may include dissolving caustic soda, mixing in a paste-like formation, extrusion, granulation, drying, and grinding, etc. The invention contributes to a simplified flowsheet, resulting in sharply reduced equipment investment, plant space, and labor and energy costs. All of these factors coupled with increased productivity will drastically lower the overall production cost. Also, the reduction of dust pollution will greatly minimize the impact in environmental protection and safety issues.Type: ApplicationFiled: December 22, 2021Publication date: April 14, 2022Inventor: James Chin Cheng YANG
-
Patent number: 11242292Abstract: The present invention utilizes a high-speed intensive mixer in a fluidizing-type, solid-phase, neutralization reactor to blend solid-state alkali hydroxide with any humic acid sources. The final product is a dry humic acid salt. The purpose of this innovative method is to eliminate a series of complicated unit operations commonly employed by the traditional process. These removed steps may include dissolving caustic soda, mixing in a paste-like formation, extrusion, granulation, drying, and grinding, etc. The invention contributes to a simplified flowsheet, resulting in sharply reduced equipment investment, plant space, and labor and energy costs. All of these factors coupled with increased productivity will drastically lower the overall production cost. Also, the reduction of dust pollution will greatly minimize the impact in environmental protection and safety issues.Type: GrantFiled: April 10, 2017Date of Patent: February 8, 2022Inventor: James Chin Cheng Yang
-
Patent number: 10854616Abstract: Reference marks for forming a staircase structure are disposed along slit areas of a 3D memory structure, and slits of the 3D memory structure are formed on the slit areas. In a staircase area, the reference marks are formed by etching the topmost one of stacked layers, having a pair of a dielectric layer and a sacrificial layer, in a stacked structure.Type: GrantFiled: April 22, 2019Date of Patent: December 1, 2020Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Chin-Cheng Yang
-
Publication number: 20200335509Abstract: Reference marks for forming a staircase structure are disposed along slit areas of a 3D memory structure, and slits of the 3D memory structure are formed on the slit areas. In a staircase area, the reference marks are formed by etching the topmost one of stacked layers, having a pair of a dielectric layer and a sacrificial layer, in a stacked structure.Type: ApplicationFiled: April 22, 2019Publication date: October 22, 2020Applicant: MACRONIX International Co., Ltd.Inventor: Chin-Cheng Yang
-
Publication number: 20200277238Abstract: The present invention utilizes a high-speed intensive mixer in fluidizing type solid phase neutralization reactor to blend solid state alkali hydroxide with any humic acid sources. The final product is a dry humic acid salt. The purpose of this innovative method is to eliminate a series of complicated unit operations commonly employed by the traditional process. These removed steps may include dissolving caustic soda, mixing in a paste like formation, extrusion, granulation, drying, and grinding, etc. The new invention contributes to a simplified flowsheet, resulting in sharply reduced equipment investment, the required plant space, and labor and energy costs. All these factors coupled with increased productivity will drastically lower the overall production cost. Also the reduction of dust pollution will greatly minimize the impact in environmental protection and safety issues.Type: ApplicationFiled: April 10, 2017Publication date: September 3, 2020Inventor: JAMES CHIN CHENG YANG
-
Patent number: 10580789Abstract: A semiconductor device and method of fabricating the same are provided. The semiconductor device includes a substrate having a trench and an etching stop layer. The etching stop layer is disposed in the substrate and surrounds the bottom surface and a portion of a sidewall of the trench.Type: GrantFiled: July 10, 2017Date of Patent: March 3, 2020Assignee: MACRONIX International Co., Ltd.Inventors: Chi-Hao Huang, Chin-Cheng Yang
-
Publication number: 20190385848Abstract: A circuit structure comprises a plurality of first conducting lines extending in a first direction, the first conducting lines having a first pitch in a second direction orthogonal to the first direction; a plurality of linking lines extending in the second direction, the linking lines having a second pitch in the first direction, the second pitch being greater than the first pitch; and a plurality of connection structures connecting respective first conducting lines for current flow to respective linking lines, the connection structures each including a plurality of segments extending in the first direction, segments in the plurality of segments having a transition pitch in the second direction relative to adjacent segments in the plurality of segments greater than or equal to the first pitch, and less than the second pitch.Type: ApplicationFiled: June 19, 2018Publication date: December 19, 2019Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chin-Cheng YANG, Chi-Hao HUANG, Wei-Hung WANG
-
Patent number: 10497566Abstract: A circuit structure comprises a plurality of first conducting lines extending in a first direction, the first conducting lines having a first pitch in a second direction orthogonal to the first direction; a plurality of linking lines extending in the second direction, the linking lines having a second pitch in the first direction, the second pitch being greater than the first pitch; and a plurality of connection structures connecting respective first conducting lines for current flow to respective linking lines, the connection structures each including a plurality of segments extending in the first direction, segments in the plurality of segments having a transition pitch in the second direction relative to adjacent segments in the plurality of segments greater than or equal to the first pitch, and less than the second pitch.Type: GrantFiled: June 19, 2018Date of Patent: December 3, 2019Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chin-Cheng Yang, Chi-Hao Huang, Wei-Hung Wang
-
Patent number: 10474027Abstract: A method for forming an aligned mask comprises etching a reference mark on a substrate to demarcate a boundary of an etch region; forming an etch mask on the substrate, using an exposure setting, the etch mask having a boundary; and measuring a distance between the reference mark and the boundary. When the measured distance is outside a margin of a target distance, then the etch mask is removed from the substrate, the exposure setting is changed, a next etch mask is formed using the changed exposure setting, and said measuring is repeated. A set of reference marks can be etched on a top level in a set of levels to demarcate boundaries of etch regions. An etch-trim process can be performed to form steps in the set of levels, wherein the etch-trim process includes at least first and second etch-trim cycles using first and second reference marks.Type: GrantFiled: November 13, 2017Date of Patent: November 12, 2019Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Chin-Cheng Yang
-
Patent number: 10446437Abstract: Multilevel circuitry such as a a 3D memory array, has a set of contact regions arranged around a perimeter of a multilevel region, in which connection is made to circuit elements in a number W levels. Each of the contact regions has a number of steps having landing areas thereon, including steps on up to a number M levels, where the number M can be much less than W. A combination of contact regions provides landing areas on all of the W levels, each of the contact regions in the combination having landing areas on different subsets of the W levels. A method of forming the device uses an etch-trim process to form M levels in all of the contact regions, and one or more anisotropic etches in some of the contact regions.Type: GrantFiled: October 10, 2016Date of Patent: October 15, 2019Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Chin-Cheng Yang
-
Publication number: 20190146330Abstract: A method for forming an aligned mask comprises etching a reference mark on a substrate to demarcate a boundary of an etch region; forming an etch mask on the substrate, using an exposure setting, the etch mask having a boundary; and measuring a distance between the reference mark and the boundary. When the measured distance is outside a margin of a target distance, then the etch mask is removed from the substrate, the exposure setting is changed, a next etch mask is formed using the changed exposure setting, and said measuring is repeated. A set of reference marks can be etched on a top level in a set of levels to demarcate boundaries of etch regions. An etch-trim process can be performed to form steps in the set of levels, wherein the etch-trim process includes at least first and second etch-trim cycles using first and second reference marks.Type: ApplicationFiled: November 13, 2017Publication date: May 16, 2019Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventor: Chin-Cheng Yang