Patents by Inventor Ching-Nan Hsiao
Ching-Nan Hsiao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8330198Abstract: A device for preventing current-leakage is located between a transistor and a capacitor of a memory cell. The two terminals of the device for preventing current-leakage are respectively connected with a slave terminal of the transistor and an electric pole of the capacitor. The device for preventing current-leakage has at least two p-n junctions. The device for preventing current-leakage is a lateral silicon controlled rectifier, a diode for alternating current, or a silicon controlled rectifier. By utilizing the driving characteristic of the device for preventing current-leakage, electric charge stored in the capacitor hardly passes through the device for preventing current-leakage when the transistor is turned off to improve the current-leakage problem.Type: GrantFiled: April 12, 2010Date of Patent: December 11, 2012Assignee: Inotera Memories, Inc.Inventors: Shin Bin Huang, Chung-Lin Huang, Ching-Nan Hsiao, Tzung Han Lee
-
Patent number: 8148766Abstract: A nonvolatile memory cell is provided. A semiconductor substrate is provided. A conducting layer and a spacer layer are sequentially disposed above the semiconductor substrate. At least a trench having a bottom and plural side surfaces is defined in the conducting layer and the spacer layer. A first oxide layer is formed at the bottom of the trench. A dielectric layer is formed on the first oxide layer, the spacer layer and the plural side surfaces of the trench. A first polysilicon layer is formed in the trench. And a first portion of the dielectric layer on the spacer layer is removed, so that a basic structure for the nonvolatile memory cell is formed.Type: GrantFiled: October 2, 2008Date of Patent: April 3, 2012Assignee: Nanya Technology Corp.Inventors: Shin-Bin Huang, Ching-Nan Hsiao, Chung-Lin Huang
-
Patent number: 8105900Abstract: In a manufacturing method of a non-volatile memory, a substrate is provided, and strip-shaped isolation structures are formed in the substrate. A first memory array including memory cell columns is formed on the substrate. Each memory cell column includes memory cells connected in series with one another, a source/drain region disposed in the substrate outside the memory cells, select transistors disposed between the source/drain region and the memory cells, control gate lines extending across the memory cell columns and in a second direction, and first select gate lines respectively connecting the select transistors in the second direction in series. First contacts are formed on the substrate at a side of the first memory array and arranged along the second direction. Each first contact connects the source/drain regions in every two adjacent active regions.Type: GrantFiled: July 19, 2010Date of Patent: January 31, 2012Assignee: Nanya Technology CorporationInventors: Hung-Mine Tsai, Ching-Nan Hsiao, Chung-Lin Huang
-
Patent number: 8003480Abstract: A process using oxide supporter for manufacturing a capacitor lower electrode of a micron stacked DRAM is disclosed. First, form a stacked structure. Second, form a photoresist layer on an upper oxide layer and then etch them. Third, deposit a polysilicon layer onto the upper oxide layer and the nitride layer. Fourth, deposit a nitrogen oxide layer on the polysilicon layer and the upper oxide layer. Sixth, partially etch the nitrogen oxide layer, the polysilicon layer and the upper oxide layer to form a plurality of vias. Seventh, oxidize the polysilicon layer to form a plurality of silicon dioxides surround the vias. Eighth, etch the nitride layer, the dielectric layer and the lower oxide layer beneath the vias. Ninth, form a metal plate and a capacitor lower electrode in each of the vias. Tenth, etch the nitrogen oxide layer, the polysilicon layer, the nitride layer and the dielectric layer.Type: GrantFiled: February 5, 2010Date of Patent: August 23, 2011Assignee: Inotera Memories, Inc.Inventors: Shin Bin Huang, Ching-Nan Hsiao, Chung-Lin Huang
-
Patent number: 7981743Abstract: The memory cell of the present invention has two independent storage regions embedded into two opposite sidewalls of the control gate respectively. In this way, the data storage can be more reliable. Other features of the present invention are that the thickness of the dielectric layers is different, and the two independent storage regions are formed on opposite bottom sides of the opening by the etching process and form a shape like a spacer. The advantage of the aforementioned method is that the fabricating process is simplified and the difficulty of self-alignment is reduced.Type: GrantFiled: February 29, 2008Date of Patent: July 19, 2011Assignee: Nanya Technology Corp.Inventors: Mao-Quan Chen, Ching-Nan Hsiao, Chung-Lin Huang
-
Patent number: 7972924Abstract: A method for manufacturing a memory includes first providing a substrate with a horizontally adjacent control gate region and floating gate region which includes a sacrificial layer and sacrificial sidewalls, removing the sacrificial layer and sacrificial sidewalls to expose the substrate, forming dielectric sidewalls adjacent to the control gate region, forming a floating gate dielectric layer on the exposed substrate and forming a floating gate layer adjacent to the dielectric sidewalls and on the floating gate dielectric layer.Type: GrantFiled: July 19, 2010Date of Patent: July 5, 2011Assignee: Nanya Technology Corp.Inventors: Hung-Mine Tsai, Ching-Nan Hsiao, Chung-Lin Huang
-
Publication number: 20110127574Abstract: A device for preventing current-leakage is located between a transistor and a capacitor of a memory cell. The two terminals of the device for preventing current-leakage are respectively connected with a slave terminal of the transistor and an electric pole of the capacitor. The device for preventing current-leakage has at least two p-n junctions. The device for preventing current-leakage is a lateral silicon controlled rectifier, a diode for alternating current, or a silicon controlled rectifier. By utilizing the driving characteristic of the device for preventing current-leakage, electric charge stored in the capacitor hardly passes through the device for preventing current-leakage when the transistor is turned off to improve the current-leakage problem.Type: ApplicationFiled: April 12, 2010Publication date: June 2, 2011Applicant: INOTERA MEMORIES, INC.Inventors: SHIN BIN HUANG, CHUNG-LIN HUANG, CHING-NAN HSIAO, TZUNG HAN LEE
-
Publication number: 20110086490Abstract: A single-side implanting process for capacitors of stack DRAM is disclosed. Firstly, form a stacked structure with a dielectric layer and an insulating nitride layer on a semi-conductor substrate and etch the stacked structure to form a plurality of trenches. Then, form conductive metal plates respectively on an upper surface of the stacked structure and bottoms of the trenches, form a continuous conductive nitride film, form a continuous oxide film, and form a photo resist layer for covering the trenches which are provided for isolation. Then, form a plurality of implanted oxide areas on a single-side surface, remove the photo resist layer, remove the plurality of implanted oxide areas, remove the conductive metal plates and the conductive nitride film uncovered by the oxide film, and remove the oxide film and the dielectric film.Type: ApplicationFiled: March 10, 2010Publication date: April 14, 2011Applicant: INOTERA MEMORIES, INC.Inventors: HSIAO-LEI WANG, SHIN BIN HUANG, CHING-NAN HSIAO, CHUNG-LIN HUANG
-
Publication number: 20110081763Abstract: A process using oxide supporter for manufacturing a capacitor lower electrode of a micron stacked DRAM is disclosed. First, form a stacked structure. Second, form a photoresist layer on an upper oxide layer and then etch them. Third, deposit a polysilicon layer onto the upper oxide layer and the nitride layer. Fourth, deposit a nitrogen oxide layer on the polysilicon layer and the upper oxide layer. Sixth, partially etch the nitrogen oxide layer, the polysilicon layer and the upper oxide layer to form a plurality of vias. Seventh, oxidize the polysilicon layer to form a plurality of silicon dioxides surround the vias. Eighth, etch the nitride layer, the dielectric layer and the lower oxide layer beneath the vias. Ninth, form a metal plate and a capacitor lower electrode in each of the vias. Tenth, etch the nitrogen oxide layer, the polysilicon layer, the nitride layer and the dielectric layer.Type: ApplicationFiled: February 5, 2010Publication date: April 7, 2011Applicant: INOTERA MEMORIES, INC.Inventors: SHIN BIN HUANG, CHING-NAN HSIAO, CHUNG-LIN HUANG
-
Patent number: 7868377Abstract: A flash memory is provided. The flash memory features of having the select gate transistors to include two different channel structures, which are a recessed channel structure and a horizontal channel. Because of the design of the recessed channel structure, the space between the gate conductor lines, which are for interconnecting the select gates of the select gate transistors arranged on the same column, can be shortened. Therefore, the integration of the flash memory can be increased; and the process window of the STI process can be increased as well. In addition, at least one depletion-mode select gate transistor is at one side of the memory cell string. The select gate transistor of the depletion-mode is always turned on.Type: GrantFiled: October 29, 2007Date of Patent: January 11, 2011Assignee: Nanya Technology Corp.Inventors: Shin-Bin Huang, Ching-Nan Hsiao, Chung-Lin Huang
-
Patent number: 7855124Abstract: A method for forming a semiconductor device, includes the steps of providing a substrate; forming a patterned stack on the substrate including a first dielectric layer on the substrate, a first conductive layer on the first dielectric layer and a mask layer on the first conductive layer, wherein a width of the mask layer is smaller than a width of the first conductive layer; forming a second dielectric layer on the sidewall of the patterned stack; forming a third dielectric layer on the substrate; forming a second conductive layer over the substrate; and removing the mask layer and a portion of the first conductive layer covered by the mask layer to form an opening so as to partially expose the first conductive layer.Type: GrantFiled: February 22, 2008Date of Patent: December 21, 2010Assignee: Nanya Technology Corp.Inventors: Hung-Ming Tsai, Ching-Nan Hsiao, Chung-Lin Huang
-
Publication number: 20100279499Abstract: A method for manufacturing a memory includes first providing a substrate with a horizontally adjacent control gate region and floating gate region which includes a sacrificial layer and sacrificial sidewalls, removing the sacrificial layer and sacrificial sidewalls to expose the substrate, forming dielectric sidewalls adjacent to the control gate region, forming a floating gate dielectric layer on the exposed substrate and forming a floating gate layer adjacent to the dielectric sidewalls and on the floating gate dielectric layer.Type: ApplicationFiled: July 19, 2010Publication date: November 4, 2010Inventors: Hung-Mine Tsai, Ching-Nan Hsiao, Chung-Lin Huang
-
Publication number: 20100279472Abstract: In a manufacturing method of a non-volatile memory, a substrate is provided, and strip-shaped isolation structures are formed in the substrate. A first memory array including memory cell columns is formed on the substrate. Each memory cell column includes memory cells connected in series with one another, a source/drain region disposed in the substrate outside the memory cells, select transistors disposed between the source/drain region and the memory cells, control gate lines extending across the memory cell columns and in a second direction, and first select gate lines respectively connecting the select transistors in the second direction in series. First contacts are formed on the substrate at a side of the first memory array and arranged along the second direction. Each first contact connects the source/drain regions in every two adjacent active regions.Type: ApplicationFiled: July 19, 2010Publication date: November 4, 2010Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Hung-Mine Tsai, Ching-Nan Hsiao, Chung-Lin Huang
-
Patent number: 7781804Abstract: A non-volatile memory disposed on a substrate includes active regions, a memory array, and contacts. The active regions defined by isolation structures disposed in the substrate are extended in a first direction. The memory array is disposed on the substrate and includes memory cell columns, control gate lines and select gate lines. Each of the memory cell columns includes memory cells connected to one another in series and a source/drain region disposed in the substrate outside the memory cells. The contacts are disposed on the substrate at a side of the memory array and arranged along a second direction. The second direction crosses over the first direction. Each of the contacts extends across the isolation structures and connects the source/drain regions in the substrate at every two of the adjacent active regions.Type: GrantFiled: April 11, 2008Date of Patent: August 24, 2010Assignee: Nanya Technology CorporationInventors: Hung-Mine Tsai, Ching-Nan Hsiao, Chung-Lin Huang
-
Patent number: 7781279Abstract: A method for manufacturing a memory includes first providing a substrate with a horizontally adjacent control gate region and floating gate region which includes a sacrificial layer and sacrificial sidewalls, removing the sacrificial layer and sacrificial sidewalls to expose the substrate, forming dielectric sidewalls adjacent to the control gate region, forming a floating gate dielectric layer on the exposed substrate and forming a floating gate layer adjacent to the dielectric sidewalls and on the floating gate dielectric layer.Type: GrantFiled: January 23, 2008Date of Patent: August 24, 2010Assignee: Nanya Technology Corp.Inventors: Hung-Mine Tsai, Ching-Nan Hsiao, Chung-Lin Huang
-
Patent number: 7714445Abstract: The invention provides a dynamic random access memory (DRAM) with an electrostatic discharge (ESD) region. The upper portion of the ESD plug is metal, and the lower portion of the ESD plug is polysilicon. This structure may improve the mechanical strength of the ESD region and enhance thermal conductivity from electrostatic discharging. In addition, the contact area between the ESD plugs and the substrate can be reduced without increasing aspect ratio of the ESD plugs. The described structure is completed by a low critical dimension controlled patterned photoresist, such that the processes and equipments are substantially maintained without changing by a wide margin.Type: GrantFiled: December 5, 2007Date of Patent: May 11, 2010Assignee: Nanya Technology CorporationInventors: Ching-Nan Hsiao, Ying-Cheng Chuang, Chung-Lin Huang, Shih-Yang Chiu
-
Patent number: 7713820Abstract: A method for manufacturing a non-volatile memory is provided. An isolation structure is formed in a trench formed in a substrate. A portion of the isolation structure is removed to form a recess. A first dielectric layer and a first conductive layer are formed sequentially on the substrate. Bar-shaped cap layers are formed on the substrate. The first conductive layer not covered by the bar-shaped cap layers is removed to form first gate structures. A second dielectric layer is formed on the sidewalls of the first gate structures. A third dielectric layer is formed on the substrate between the first gate structures. A second conductive layer is formed on the third dielectric layer. The bar-shaped cap layers and a portion of the first conductive layer are removed to form second gate structures. A doped region is formed in the substrate at two sides of each of the second gate structures.Type: GrantFiled: November 26, 2007Date of Patent: May 11, 2010Assignee: Nanya Technology CorporationInventors: Hung-Mine Tsai, Ching-Nan Hsiao, Chung-Lin Huang
-
Patent number: 7700991Abstract: A method for fabricating the memory structure includes: providing a substrate having a pad, forming an opening in the pad, forming a first spacer on a sidewall of the opening, filling the opening with a sacrificial layer, removing the first spacer and exposing a portion of the substrate, removing the exposed substrate to define a first trench and a second trench, removing the sacrificial layer to expose a surface of the substrate to function as a channel region, forming a first dielectric layer on a surface of the first trench, a surface of the second trench and a surface of the channel region, filling the first trench and the second trench with a first conductive layer, forming a second dielectric layer on a surface of the first conductive layer and the surface of the channel region, filling the opening with a second conductive layer, and removing the pad.Type: GrantFiled: November 29, 2007Date of Patent: April 20, 2010Assignee: Nanya Technology Corp.Inventors: Ching-Nan Hsiao, Ying-Cheng Chuang, Chung-Lin Huang, Shih-Yang Chiu
-
Patent number: 7682902Abstract: A memory structure disclosed in the present invention features a control gate and floating gates being positioned in recessed trenches. A method of fabricating the memory structure includes the steps of first providing a substrate having a first recessed trench. Then, a first gate dielectric layer is formed on the first recessed trench. A first conductive layer is formed on the first gate dielectric layer. After that, the first conductive layer is etched to form a spacer which functions as a floating gate on a sidewall of the first recessed trench. A second recessed trench is formed in a bottom of the first recessed trench. An inter-gate dielectric layer is formed on a surface of the spacer, a sidewall and a bottom of the second recessed trench. A second conductive layer formed to fill up the first and the second recessed trench.Type: GrantFiled: December 4, 2007Date of Patent: March 23, 2010Assignee: Nanya Technology Corp.Inventors: Ching-Nan Hsiao, Pei-Ing Lee, Ming-Cheng Chang, Chung-Lin Huang, Hsi-Hua Chang, Chih-Hsiang Wu
-
Publication number: 20100013062Abstract: A nonvolatile memory cell is provided. A semiconductor substrate is provided. A conducting layer and a spacer layer are sequentially disposed above the semiconductor substrate. At least a trench having a bottom and plural side surfaces is defined in the conducting layer and the spacer layer. A first oxide layer is formed at the bottom of the trench. A dielectric layer is formed on the first oxide layer, the spacer layer and the plural side surfaces of the trench. A first polysilicon layer is formed in the trench. And a first portion of the dielectric layer on the spacer layer is removed, so that a basic structure for the nonvolatile memory cell is formed.Type: ApplicationFiled: October 2, 2008Publication date: January 21, 2010Applicant: NANYA TECHNOLOGY CORP.Inventors: Shin-Bin Huang, Ching-Nan Hsiao, Chung-Lin Huang