Patents by Inventor Ching-Nan Hsiao
Ching-Nan Hsiao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20100013062Abstract: A nonvolatile memory cell is provided. A semiconductor substrate is provided. A conducting layer and a spacer layer are sequentially disposed above the semiconductor substrate. At least a trench having a bottom and plural side surfaces is defined in the conducting layer and the spacer layer. A first oxide layer is formed at the bottom of the trench. A dielectric layer is formed on the first oxide layer, the spacer layer and the plural side surfaces of the trench. A first polysilicon layer is formed in the trench. And a first portion of the dielectric layer on the spacer layer is removed, so that a basic structure for the nonvolatile memory cell is formed.Type: ApplicationFiled: October 2, 2008Publication date: January 21, 2010Applicant: NANYA TECHNOLOGY CORP.Inventors: Shin-Bin Huang, Ching-Nan Hsiao, Chung-Lin Huang
-
Patent number: 7642191Abstract: A method of forming a semiconductor structure is provided. The method includes providing a substrate and forming a mask layer on the substrate, Next, dielectric isolations are formed in the mask layer and the substrate, wherein the dielectric isolations extend above the substrate. Then, the mask layer is removed to expose a portion of the substrate, and a dielectric layer is formed on the exposed portion of the substrate. Subsequently, a first conductive layer is formed on the dielectric layer, and a portion of the dielectric isolation is removed, wherein a top surface of the remaining dielectric isolation is lower than a top surface of the first conductive layer. Moreover, a conformal layer is formed over the substrate, and a second conductive layer is formed on the conformal layer.Type: GrantFiled: January 24, 2008Date of Patent: January 5, 2010Assignee: Nanya Technology Corp.Inventors: Hung-Mine Tsai, Ching-Nan Hsiao, Chung-Lin Huang
-
Patent number: 7576381Abstract: A memory structure including a substrate, a first dielectric layer, a first conducting layer, a second conducting layer, a second dielectric layer, a spacer and a doped region is provided. The substrate has a trench wherein. The first dielectric layer is disposed on the interior surface of the trench. The first conducting layer is disposed on the first dielectric layer of the lower portion of the trench. The second conducting layer is disposed above the first conducting layer and filling the trench. The second dielectric layer is disposed between the first conducting layer and the second conducting layer. The spacer is disposed between the first dielectric layer and the second conducting layer. The doped region is disposed in the substrate of a side of the trench.Type: GrantFiled: December 13, 2007Date of Patent: August 18, 2009Assignee: Nanya Technology CorporationInventors: Ching-Nan Hsiao, Ying-Cheng Chuang, Chung-Lin Huang, Shih-Yang Chiu
-
Publication number: 20090127610Abstract: A non-volatile memory disposed on a substrate includes active regions, a memory array, and contacts. The active regions defined by isolation structures disposed in the substrate are extended in a first direction. The memory array is disposed on the substrate and includes memory cell columns, control gate lines and select gate lines. Each of the memory cell columns includes memory cells connected to one another in series and a source/drain region disposed in the substrate outside the memory cells. The contacts are disposed on the substrate at a side of the memory array and arranged along a second direction. The second direction crosses over the first direction. Each of the contacts extends across the isolation structures and connects the source/drain regions in the substrate at every two of the adjacent active regions.Type: ApplicationFiled: April 11, 2008Publication date: May 21, 2009Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Hung-Mine Tsai, Ching-Nan Hsiao, Chung-Lin Huang
-
Publication number: 20090124059Abstract: A method for forming a semiconductor device, includes the steps of providing a substrate; forming a patterned stack on the substrate including a first dielectric layer on the substrate, a first conductive layer on the first dielectric layer and a mask layer on the first conductive layer, wherein a width of the mask layer is smaller than a width of the first conductive layer; forming a second dielectric layer on the sidewall of the patterned stack; forming a third dielectric layer on the substrate; forming a second conductive layer over the substrate; and removing the mask layer and a portion of the first conductive layer covered by the mask layer to form an opening so as to partially expose the first conductive layer.Type: ApplicationFiled: February 22, 2008Publication date: May 14, 2009Applicant: NANYA TECHNOLOGY CORP.Inventors: Hung-Ming TSAI, Ching-Nan HSIAO, Chung-Lin HUANG
-
Publication number: 20090087975Abstract: A method for manufacturing a memory includes first providing a substrate with a horizontally adjacent control gate region and floating gate region which includes a sacrificial layer and sacrificial sidewalls, removing the sacrificial layer and sacrificial sidewalls to expose the substrate, forming dielectric sidewalls adjacent to the control gate region, forming a floating gate dielectric layer on the exposed substrate and forming a floating gate layer adjacent to the dielectric sidewalls and on the floating gate dielectric layer.Type: ApplicationFiled: January 23, 2008Publication date: April 2, 2009Inventors: Hung-Mine Tsai, Ching-Nan Hsiao, Chung-Lin Huang
-
Publication number: 20090087544Abstract: The memory cell of the present invention has two independent storage regions embedded into two opposite sidewalls of the control gate respectively. In this way, the data storage can be more reliable. Other features of the present invention are that the thickness of the dielectric layers is different, and the two independent storage regions are formed on opposite bottom sides of the opening by the etching process and form a shape like a spacer. The advantage of the aforementioned method is that the fabricating process is simplified and the difficulty of self-alignment is reduced.Type: ApplicationFiled: February 29, 2008Publication date: April 2, 2009Inventors: Mao-Quan Chen, Ching-Nan Hsiao, Chung-Lin Huang
-
Publication number: 20090065846Abstract: A manufacturing method of a non-volatile memory includes forming a first dielectric layer, a first conductive layer, and a first cap layer sequentially on a substrate to form first gate structures; conformally forming a second dielectric layer on the substrate; forming a first spacer having a larger wet etching rate than the second dielectric layer on each sidewall of each first gate structure; partially removing the first and second dielectric layers to expose the substrate. A third dielectric layer is formed on the substrate between the first gate structures; removing the first spacer; forming a second conductive layer on the third dielectric layer; removing the first cap layer and a portion of the first conductive layer to form second gate structures; and forming doped regions in the substrate at two sides of each second gate structure.Type: ApplicationFiled: December 13, 2007Publication date: March 12, 2009Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Hung-Mine Tsai, Ching-Nan Hsiao, Chung-Lin Huang
-
Publication number: 20090061581Abstract: A method for manufacturing a non-volatile memory is provided. An isolation structure is formed in a trench formed in a substrate. A portion of the isolation structure is removed to form a recess. A first dielectric layer and a first conductive layer are formed sequentially on the substrate. Bar-shaped cap layers are formed on the substrate. The first conductive layer not covered by the bar-shaped cap layers is removed to form first gate structures. A second dielectric layer is formed on the sidewalls of the first gate structures. A third dielectric layer is formed on the substrate between the first gate structures. A second conductive layer is formed on the third dielectric layer. The bar-shaped cap layers and a portion of the first conductive layer are removed to form second gate structures. A doped region is formed in the substrate at two sides of each of the second gate structures.Type: ApplicationFiled: November 26, 2007Publication date: March 5, 2009Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Hung-Mine Tsai, Ching-Nan Hsiao, Chung-Lin Huang
-
Publication number: 20090053873Abstract: A method of forming a semiconductor structure is provided. The method includes providing a substrate and forming a mask layer on the substrate. Next, dielectric isolations are formed in the mask layer and the substrate, wherein the dielectric isolations extend above the substrate. Then, the mask layer is removed to expose a portion of the substrate, and a dielectric layer is formed on the exposed portion of the substrate. Subsequently, a first conductive layer is formed on the dielectric layer, and a portion of the dielectric isolation is removed, wherein a top surface of the remaining dielectric isolation is lower than a top surface of the first conductive layer. Moreover, a conformal layer is formed over the substrate, and a second conductive layer is formed on the conformal layer.Type: ApplicationFiled: January 24, 2008Publication date: February 26, 2009Applicant: NANYA TECHNOLOGY CORP.Inventors: Hung-Mine TSAI, Ching-Nan HSIAO, Chung-Lin HUANG
-
Publication number: 20090047765Abstract: A method of manufacturing a non-volatile memory is provided. In the method, a first dielectric layer, a first conductive layer, and a first cap layer are formed sequentially on a substrate. The first cap layer and the first conductive layer are patterned to form first gate structures. A second dielectric layer is formed on the sidewall of the first gate structures, and a portion of the first dielectric layer is removed to expose the substrate between the first gate structures. An epitaxy layer is formed on the substrate between two first gate structures. A third dielectric layer is formed on the epitaxy layer. A second conductive layer is formed on the third dielectric layer. The first cap layer and a portion of the first conductive layer are removed to form second gate structures. Finally, a doped region is formed in the substrate at two sides of the second gate structures.Type: ApplicationFiled: December 13, 2007Publication date: February 19, 2009Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Hung-Mine Tsai, Ching-Nan Hsiao, Chung-Lin Huang
-
Publication number: 20090040823Abstract: A flash memory is provided. A sawtooth gate conductor line, which interconnects the select gates of the select gate transistors arranged on the same column is provided. The sawtooth gate conductor line, which is disposed on both distal ends of a memory cell string, increases the integration of the flash memory. The sawtooth gate conductor line results in select gate transistors having different select gate lengths and produces at least one depletion-mode select transistor at one side of the memory cell string. The select gate transistor of the depletion-mode is always turned on.Type: ApplicationFiled: November 29, 2007Publication date: February 12, 2009Inventors: Shin-Bin Huang, Ching-Nan Hsiao, Chung-Lin Huang
-
Publication number: 20090032858Abstract: A flash memory is provided. The flash memory features of having the select gate transistors to include two different channel structures, which are a recessed channel structure and a horizontal channel. Because of the design of the recessed channel structure, the space between the gate conductor lines, which are for interconnecting the select gates of the select gate transistors arranged on the same column, can be shortened. Therefore, the integration of the flash memory can be increased; and the process window of the STI process can be increased as well. In addition, at least one depletion-mode select gate transistor is at one side of the memory cell string. The select gate transistor of the depletion-mode is always turned on.Type: ApplicationFiled: October 29, 2007Publication date: February 5, 2009Inventors: Shin-Bin Huang, Ching-Nan Hsiao, Chung-Lin Huang
-
Publication number: 20090032860Abstract: A programmable memory structure includes a substrate, an active area, a common-source and a common-drain respectively disposed on each side of the active area, a first and a second source contact electrically connected to the common-source, a first and a second drain contact electrically connected to the common-drain, and between the first and the second source contact and the first and the second drain contact a plurality of programmable memory cells including a first and a second dielectric layer respectively encapsulating a first and a second floating gate.Type: ApplicationFiled: December 20, 2007Publication date: February 5, 2009Inventors: Mao-Quan Chen, Ching-Nan Hsiao, Chung-Lin Huang, Hsi-Hua Chang
-
Patent number: 7482227Abstract: A method for manufacturing a flash memory includes providing a substrate with a sacrificial oxide layer, a sacrificial poly-Si layer, a hard mask layer and a trench exposing part of the substrate and filled with an oxide layer, later depositing a oxide layer conformally on the sacrificial oxide layer and the oxide layer, and afterwards removing the oxide layer on the sacrificial oxide layer and on the top of the oxide layer and the sacrificial oxide layer to form a spacer as a STI oxide spacer.Type: GrantFiled: September 28, 2007Date of Patent: January 27, 2009Assignee: Nanya Technology Corp.Inventors: Mao-Quan Chen, Ching-Nan Hsiao, Chung-Lin Huang
-
Publication number: 20090014886Abstract: The invention provides a dynamic random access memory (DRAM) with an electrostatic discharge (ESD) region. The upper portion of the ESD plug is metal, and the lower portion of the ESD plug is polysilicon. This structure may improve the mechanical strength of the ESD region and enhance thermal conductivity from electrostatic discharging. In addition, the contact area between the ESD plugs and the substrate can be reduced without increasing aspect ratio of the ESD plugs. The described structure is completed by a low critical dimension controlled patterned photoresist, such that the processes and equipments are substantially maintained without changing by a wide margin.Type: ApplicationFiled: December 5, 2007Publication date: January 15, 2009Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Ching-Nan Hsiao, Ying-Cheng Chuang, Chung-Lin Huang, Shih-Yang Chiu
-
Publication number: 20090014773Abstract: A method for fabricating the memory structure includes: providing a substrate having a pad, forming an opening in the pad, forming a first spacer on a sidewall of the opening, filling the opening with a sacrificial layer, removing the first spacer and exposing a portion of the substrate, removing the exposed substrate to define a first trench and a second trench, removing the sacrificial layer to expose a surface of the substrate to function as a channel region, forming a first dielectric layer on a surface of the first trench, a surface of the second trench and a surface of the channel region, filling the first trench and the second trench with a first conductive layer, forming a second dielectric layer on a surface of the first conductive layer and the surface of the channel region, filling the opening with a second conductive layer, and removing the pad.Type: ApplicationFiled: November 29, 2007Publication date: January 15, 2009Inventors: Ching-Nan Hsiao, Ying-Cheng Chuang, Chung-Lin Huang, Shih-Yang Chiu
-
Patent number: 7476929Abstract: The present invention discloses a multi-bit stacked-type non-volatile memory having a spacer-shaped floating gate and a manufacturing method thereof. The manufacturing method includes forming a patterned dielectric layer containing arsenic on a semiconductor substrate, wherein the patterned dielectric layer defines an opening as an active area. A dielectric spacer is formed on a side wall of the patterned dielectric layer and a gate dielectric layer is formed on the semiconductor substrate. A source/drain region is formed by thermal driving method making arsenic diffusion from the patterned dielectric layer into the semiconductor substrate. A spacer-shaped floating gate is formed on the side wall of the dielectric spacer and the gate dielectric layer. An interlayer dielectric layer is formed on the spacer-shaped floating gate. A control gate is formed on the interlayer dielectric layer and fills the opening of the active area.Type: GrantFiled: November 9, 2005Date of Patent: January 13, 2009Assignee: Nanya Technology CorporationInventors: Ching-Nan Hsiao, Chi-Hui Lin, Ying-Cheng Chuang
-
Publication number: 20090011557Abstract: A method for manufacturing a flash memory includes providing a substrate with a sacrificial oxide layer, a sacrificial poly-Si layer, a hard mask layer and a trench exposing part of the substrate and filled with an oxide layer, later depositing a oxide layer conformally on the sacrificial oxide layer and the oxide layer, and afterwards removing the oxide layer on the sacrificial oxide layer and on the top of the oxide layer and the sacrificial oxide layer to form a spacer as a STI oxide spacer.Type: ApplicationFiled: September 28, 2007Publication date: January 8, 2009Inventors: Mao-Quan Chen, Ching-Nan Hsiao, Chung-Lin Huang
-
Publication number: 20080315284Abstract: A flash memory cell includes a substrate, a T-shaped control gate disposed above the substrate, a floating gate embedded in a lower recess of the T-shaped control gate, a dielectric layer between the T-shaped control gate and the floating gate; a cap layer above the T-shaped control gate, a control gate oxide between the T-shaped control gate and the substrate, a floating gate oxide between the floating gate and the substrate, a liner covering the cap layer and the floating gate, and a source/drain region adjacent to the floating gate. The floating gate has a vertical wall surface that is coplanar with one side of the dielectric layer.Type: ApplicationFiled: December 11, 2007Publication date: December 25, 2008Inventors: Ching-Nan Hsiao, Chung-Lin Huang, Chen-Yu Tsai, Chung-Yuan Lee