Abstract: The present invention relates to novel tricyclic compounds that are AKR1C3 dependent KARS inhibitor, processes for their preparation, pharmaceutical compositions, and medicaments containing them, and their use in diseases and disorders mediated by an AKR1C3 dependent KARS inhibitor.

Abstract: A transfer line for a GCMS arrangement, the transfer line comprising: a transfer probe having a probe bore to receive a GC column; a sealing cap movably mounted at a first end of the transfer probe; and a resilient element arranged to bias the sealing cap away from the first end of the transfer probe.

Abstract: Computer-implemented methods and structures deploy a heating ventilation and air conditioning (HVAC) energy optimization program. A standard operating control platform (OCP) is deployed in an energy optimization control engine (EOCE) computing system communicatively coupled to a plurality of HVAC components via a building automation system (BAS). An energy optimization portal (EOP), which receives from the EOCE computing system a first data set identifying the plurality of HVAC components, a second data set including operational control parameters for each of the plurality of HVAC components, and a third data set including measured operations data associated with each of the plurality of HVAC components. The EOP generates an energy optimized operating control platform based on the first, second, and third data sets, which is automatically communicated from the EOP to the EOCE computing system.

Abstract: Apparatuses and methods determine the three-dimensional position and orientation of a fiducial marker and tracking the three-dimensional position and orientation across different fields-of-view. Methods include: capturing an image of a first space in which the fiducial marker is disposed with a first sensor having a first field-of-view; determining the three-dimensional location and orientation of the fiducial marker within the first space based on the image of the first space in which the fiducial marker is disposed; capturing an image of a second space in which the fiducial marker is disposed with a second sensor having a second field-of-view; calculating pan and tilt information for the second sensor to move the second field-of-view of the second sensor to acquire an image of the fiducial marker; and determining the three-dimensional location and orientation of the fiducial marker within the second space based on the image of the second space.

Abstract: Hydrostatic radial piston unit comprising a front case part accommodating a drive shaft via shaft bearing means so that the drive shaft can rotate around a central axis relative to the front case part. A rear case part is attached on one side to the front case part and closed on another side in order to define an internal volume. A cylinder block is disposed in the internal volume and attached to the drive shaft in a torque proof manner. Axially disposed timing holes in the cylinder block connect radially oriented working volumes in the cylinder block with a cylinder block front face that is arranged perpendicularly to the central axis and faces away from the front case part. Integrally within the rear case part internal annular flow passages are formed and are connected to an inlet and an outlet of the radial piston unit and running basically in circumferential direction around the central axis.

Abstract: The present disclosure relates to devices and methods for preparing a filtered solution from slurry for lateral flow testing of analytes of interest in agricultural or environmental samples. A porous frit is located adjacent to an outlet of a vessel containing slurry, and positive pressure is applied to the volume enclosed by a vessel body of the vessel to cause the slurry to pass through the porous frit and become a filtered solution that exits the outlet of the vessel. Devices and methods described herein allow more rapid, cleaner, and inexpensive production of filtered samples than conventional methods.

Abstract: Some implementations relate to methods, systems, and computer-readable media for detection and monitoring of available uptime which measures both how accessible a computer system is and how well it is functioning. In some implementations, a computer-implemented method includes determining a number of health check ping responses to a health check ping that are received from a computer system during an allotted timeframe, determining a number of non-error responses measured by the computer system during the allotted timeframe, aggregating the number of health check ping responses and the number of non-error responses to determine a number of partially to fully functioning periods associated with the computer system over a larger time interval, and outputting a system health metric based upon overall functionality of the system over the larger time interval.

Abstract: In some aspects, the techniques described herein relate to a method including: initializing a population of hypotheses; computing misfit values for each of the hypotheses, the misfit values computed using a fitness function including a weighted summation, wherein terms of weighted summation include metric functions; generating a plurality of offspring hypotheses based on the population of hypotheses and a crossover bitmask; generating a new population using the plurality of offspring and a subset of the population of hypotheses; mutating at least one hypothesis in the new population; selecting a hypothesis from the new population based on a corresponding misfit value of the hypothesis; and allocating at least one resource based on the hypothesis.

Abstract: A semiconductor structure includes a solder resist layer disposed on a circuit substrate and partially covering contact pads of the circuit substrate, and external terminals disposed on the solder resist layer and extending through the solder resist layer to land on the contact pads. The external terminals include a first external terminal and a second external terminal which have different heights. A first interface between the first external terminal and corresponding one of the contact pads underlying the first external terminal is less than a second interface between the second external terminal and another corresponding one of the contact pads underlying the second external terminal.

Abstract: A semiconductor package includes a redistribution structure, at least one semiconductor device and a plurality of heat dissipation films. The at least one semiconductor device is mounted on the redistribution structure. The plurality of heat dissipation films are disposed on the at least one semiconductor device in a side by side manner and jointly cover an upper surface of the at least one semiconductor device. A manufacturing method of the semiconductor package is also provided.

Abstract: The disclosed embodiments provide techniques for assigning drivers to unassigned trips using a predictive model. In one embodiment, a method is disclosed comprising loading heuristic data associated with a trip performed by a vehicle, the heuristic data comprising at least one driver identifier; identifying a plurality of driver identifiers near to the vehicle during the trip, the plurality of driver identifiers based on mobile device data and in-vehicle monitoring data; generating a set of binary comparisons based on the heuristic data; and generating a set of vectors based on the plurality of driver identifiers and the set of binary comparisons.

Abstract: A semiconductor device includes a first electronic component, a second electronic component, a third electronic component, a plurality of first interconnection structures, and a plurality of second interconnection structures. The first electronic component is between the second and the third electronic components. The first interconnection structures are between the first and the second electronic components. Each first interconnection structures has a length along a first direction substantially parallel to a surface of the first electronic component, and a width along a second direction substantially parallel to the surface and substantially perpendicular to the first direction. The length is larger than the width. The second interconnection structures are between the second and the third electronic components, and electrically connected to the second and the third electronic components. A height of each second interconnection structure is different from a height of each first interconnection structure.

Abstract: A semiconductor structure and a manufacturing method thereof are provided. The method includes the following steps. A plurality of conductive balls is placed over a circuit substrate, where each of the conductive balls is placed over a contact area of one of a plurality of contact pads that is accessibly revealed by a patterned mask layer. The conductive balls are reflowed to form a plurality of external terminals with varying heights connected to the contact pads of the circuit substrate, where a first external terminal of the external terminals formed in a first region of the circuit substrate and a second external terminal of the external terminals formed in a second region of the circuit substrate are non-coplanar.

Abstract: A semiconductor device includes a first electronic component, a second electronic component, a third electronic component, a plurality of first interconnection structures, and a plurality of second interconnection structures. The second electronic component is between the first electronic component and the third electronic component. The first interconnection structures are between and electrically connected to the first electronic component and the second electronic component. Each of the first interconnection structures has a length along a first direction substantially parallel to a surface of the first electronic component and a width along a second direction substantially parallel to the surface and substantially perpendicular to the first direction. The length is larger than the width. The second interconnection structures are between and electrically connected to the second electronic component and the third electronic component.

Abstract: A method includes performing a first light-exposure and a second a second light-exposure on a photo resist. The first light-exposure is performed using a first lithograph mask, which covers a first portion of the photo resist. The first portion of the photo resist has a first strip portion exposed in the first light-exposure. The second light-exposure is performed using a second lithograph mask, which covers a second portion of the photo resist. The second portion of the photo resist has a second strip portion exposed in the second light-exposure. The first strip portion and the second strip portion have an overlapping portion that is double exposed. The method further includes developing the photo resist to remove the first strip portion and the second strip portion, etching a dielectric layer underlying the photo resist to form a trench, and filling the trench with a conductive feature.

Abstract: A method includes attaching semiconductor devices to an interposer structure, attaching the interposer structure to a first carrier substrate, attaching integrated passive devices to the first carrier substrate, forming an encapsulant over the semiconductor devices and the integrated passive devices, debonding the first carrier substrate, attaching the encapsulant and the semiconductor devices to a second carrier substrate, forming a first redistribution structure on the encapsulant, the interposer structure, and the integrated passive devices, wherein the first redistribution structure contacts the interposer structure and the integrated passive devices, and forming external connectors on the first redistribution structure.

Abstract: A manufacturing method of a semiconductor package includes the following steps. An encapsulated semiconductor package is provided on a substrate. A heat dissipation sheet is cut into a plurality of heat dissipation films. The plurality of heat dissipation films are attached on the encapsulated semiconductor package, wherein the plurality of heat dissipation films jointly cover an upper surface of the encapsulated semiconductor package. A cover lid is provided on the substrate, wherein the cover lid is in contact with the plurality of heat dissipation films.

Abstract: A method of forming a semiconductor structure includes bonding a first die and a second die to a first side of a first interposer and to a first side of a second interposer, respectively, where the first interposer is laterally adjacent to the second interposer; encapsulating the first interposer and the second interposer with a first molding material; forming a first recess in a second side of the first interposer opposing the first side of the first interposer; forming a second recess in a second side of the second interposer opposing the first side of the second interposer; and filling the first recess and the second recess with a first dielectric material.

Abstract: A method includes attaching semiconductor devices to an interposer structure, attaching the interposer structure to a first carrier substrate, attaching integrated passive devices to the first carrier substrate, forming an encapsulant over the semiconductor devices and the integrated passive devices, debonding the first carrier substrate, attaching the encapsulant and the semiconductor devices to a second carrier substrate, forming a first redistribution structure on the encapsulant, the interposer structure, and the integrated passive devices, wherein the first redistribution structure contacts the interposer structure and the integrated passive devices, and forming external connectors on the first redistribution structure.

Abstract: A method includes performing a first light-exposure and a second a second light-exposure on a photo resist. The first light-exposure is performed using a first lithograph mask, which covers a first portion of the photo resist. The first portion of the photo resist has a first strip portion exposed in the first light-exposure. The second light-exposure is performed using a second lithograph mask, which covers a second portion of the photo resist. The second portion of the photo resist has a second strip portion exposed in the second light-exposure. The first strip portion and the second strip portion have an overlapping portion that is double exposed. The method further includes developing the photo resist to remove the first strip portion and the second strip portion, etching a dielectric layer underlying the photo resist to form a trench, and filling the trench with a conductive feature.