Patents by Inventor Chuan-Fu Wang
Chuan-Fu Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240407274Abstract: A resistive switching device includes a substrate; a first dielectric layer on the substrate; a conductive via in the first dielectric layer; a bottom electrode on the conductive via and the first dielectric layer, a resistive switching layer on the bottom electrode; and a cone-shaped top electrode on the resistive switching layer. The cone-shaped top electrode can produce increased and concentrated electric field during operation, which facilitates the filament forming process.Type: ApplicationFiled: July 10, 2023Publication date: December 5, 2024Applicant: UNITED MICROELECTRONICS CORP.Inventors: Wen-Jen Wang, Yu-Huan Yeh, Chuan-Fu Wang
-
Publication number: 20240407273Abstract: A resistive memory device includes a first dielectric layer, a via connection structure, and a resistive switching element. The via connection structure is disposed in the first dielectric layer, and the resistive switching element is disposed on the via connection structure and the first dielectric layer. The resistive switching element includes a titanium bottom electrode, a titanium top electrode, and a variable resistance material. The titanium top electrode is disposed above the titanium bottom electrode, and the variable resistance material is sandwiched between the titanium bottom electrode and the titanium top electrode in a vertical direction. The variable resistance material is directly connected with the titanium bottom electrode and the titanium top electrode, and the titanium bottom electrode is directly connected with the via connection structure.Type: ApplicationFiled: July 6, 2023Publication date: December 5, 2024Applicant: UNITED MICROELECTRONICS CORP.Inventors: Wen-Jen Wang, Hsiang-Hung Peng, Yu-Huan Yeh, Chuan-Fu Wang
-
Publication number: 20240371695Abstract: A method for fabricating a semiconductor device includes the steps of first providing a wafer, forming a scribe line on a front side of the wafer, performing a plasma dicing process to dice the wafer along the scribe line without separating the wafer completely, performing a laminating process to form a tape on the front side of the wafer, performing a grinding process on a backside of the wafer, and then performing an expanding process to divide the wafer into chips.Type: ApplicationFiled: June 1, 2023Publication date: November 7, 2024Applicant: UNITED MICROELECTRONICS CORP.Inventors: Chuan-Lan Lin, Yu-Ping Wang, Chien-Ting Lin, Chu-Fu Lin, Chun-Ting Yeh, Chung-Hsing Kuo
-
Patent number: 12127488Abstract: A resistive random access memory structure includes a first inter-layer dielectric layer; a bottom electrode disposed in the first inter-layer dielectric layer; a capping layer disposed on the bottom electrode and on the first inter-layer dielectric layer; and a through hole disposed in the capping layer. The through hole partially exposes a top surface of the bottom electrode. A variable resistance layer is disposed within the through hole. A top electrode is disposed within the through hole and on the variable resistance layer. A second inter-layer dielectric layer covers the top electrode and the capping layer.Type: GrantFiled: July 29, 2022Date of Patent: October 22, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Wen-Jen Wang, Chun-Hung Cheng, Chuan-Fu Wang
-
Publication number: 20240347108Abstract: A forming method of a ReRAM array includes steps as follows: Firstly, a first pulse is applied to a first ReRAM unit in the ReRAM array. Afterwards, a second pulse is applied to the first ReRAM unit, wherein the electrical property of the first pulse is opposite to that of the second pulse. Then, a verification pulse is applied to the first ReRAM unit to verify whether the first resistance value of the first ReRAM unit passes a preset threshold. When the first resistance value passes the preset threshold value, a third pulse is applied to the first ReRAM unit, wherein the first pulse and the third pulse have the same electrical property, and the first pulse has a voltage value substantially the same to that of the third pulse.Type: ApplicationFiled: May 24, 2023Publication date: October 17, 2024Inventors: Chi-Hsiu HSU, Yu-Huan YEH, Cheng-Hsiao LAI, Guan-Lin CHEN, Chuan-Fu WANG, Hung-Yu FAN CHIANG
-
Publication number: 20240334850Abstract: A resistive random access memory (RRAM) structure includes a RRAM cell, spacers and a dielectric layer. The RRAM cell is disposed on a substrate. The spacers are disposed beside the RRAM cell, wherein widths of top surfaces of the spacers are larger than or equal to widths of bottom surfaces of the spacers. The dielectric layer blanketly covers the substrate and sandwiches the RRAM cell, wherein the spacers are located in the dielectric layer. A method for forming the resistive random access memory (RRAM) structure is also provided.Type: ApplicationFiled: June 13, 2024Publication date: October 3, 2024Applicant: UNITED MICROELECTRONICS CORP.Inventors: Wen-Jen Wang, Chun-Hung Cheng, Chuan-Fu Wang
-
Publication number: 20240315095Abstract: A semiconductor device includes a substrate having a bonding area and a pad area, a first inter-metal dielectric (IMD) layer on the substrate, a metal interconnection in the first IMD layer, a first pad on the bonding area and connected to the metal interconnection, and a second pad on the pad area and connected to the metal interconnection. Preferably, the first pad includes a first portion connecting the metal interconnection and a second portion on the first portion, and the second pad includes a third portion connecting the metal interconnection and a fourth portion on the third portion, in which top surfaces of the second portion and the fourth portion are coplanar.Type: ApplicationFiled: April 18, 2023Publication date: September 19, 2024Applicant: UNITED MICROELECTRONICS CORP.Inventors: Chuan-Lan Lin, Yu-Ping Wang, Chien-Ting Lin, Chu-Fu Lin, Chun-Ting Yeh, Chung-Hsing Kuo, Yi-Feng Hsu
-
Patent number: 12061669Abstract: A manufacturing data analyzing method and a manufacturing data analyzing device are provided. The manufacturing data analyzing method includes the following steps. Each of at least one numerical data, at least one image data and at least one text data is transformed into a vector. The vectors are gathered to obtain a combined vector. The combined vector is inputted into an inference model to obtain a defect cause and a modify suggestion.Type: GrantFiled: June 10, 2021Date of Patent: August 13, 2024Assignee: UNITED MICROELECTRONICS CORPInventors: Ching-Pei Lin, Ming-Tsung Yeh, Chuan-Guei Wang, Ji-Fu Kung
-
Publication number: 20240260490Abstract: A resistive memory device includes a substrate; a dielectric layer disposed on the substrate; a conductive via disposed in the dielectric layer; and a memory stack structure disposed on the conductive via and the dielectric layer. The memory stack structure includes a bottom electrode layer, a resistive switching layer on the bottom electrode layer, and a top electrode layer on the resistive switching layer. The top electrode layer includes at least two physically separated sub-electrode portions.Type: ApplicationFiled: February 21, 2023Publication date: August 1, 2024Applicant: UNITED MICROELECTRONICS CORP.Inventors: Wen-Jen Wang, Yu-Huan Yeh, Chuan-Fu Wang
-
Patent number: 12041863Abstract: A resistive random access memory (RRAM) structure includes a RRAM cell, spacers and a dielectric layer. The RRAM cell is disposed on a substrate. The spacers are disposed beside the RRAM cell, wherein widths of top surfaces of the spacers are larger than or equal to widths of bottom surfaces of the spacers. The dielectric layer blanketly covers the substrate and sandwiches the RRAM cell, wherein the spacers are located in the dielectric layer. A method for forming said resistive random access memory (RRAM) structure is also provided.Type: GrantFiled: January 27, 2021Date of Patent: July 16, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Wen-Jen Wang, Chun-Hung Cheng, Chuan-Fu Wang
-
Publication number: 20240188306Abstract: A resistive memory device includes a dielectric layer, a first via connection structure, a first stacked structure, and a first insulating structure. The first via connection structure is disposed in the dielectric layer. The first stacked structure is disposed on the first via connection structure and the dielectric layer. The first insulating structure penetrates through a portion of the first stacked structure in a vertical direction and divides the first stacked structure into a first cell unit and a second cell unit. The first cell unit and the second cell unit include a first shared bottom electrode, and the first insulating structure is disposed directly on the first shared bottom electrode.Type: ApplicationFiled: January 12, 2023Publication date: June 6, 2024Applicant: UNITED MICROELECTRONICS CORP.Inventors: Wen-Jen Wang, Yu-Huan Yeh, Chuan-Fu Wang, Hsiang-Hung Peng
-
Patent number: 11997935Abstract: A resistive random-access memory (RRAM) device, including a bottom electrode, a high work function layer, a resistive material layer and a top electrode sequentially stacked on a substrate, wherein the resistive material layer includes a bottom part and a top part, first spacers covering sidewalls of the top part and the top electrode, and second spacers covering sidewalls of the bottom part, thereby constituting a RRAM cell.Type: GrantFiled: September 27, 2022Date of Patent: May 28, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Shu-Hung Yu, Chun-Hung Cheng, Chuan-Fu Wang
-
Publication number: 20240164224Abstract: A ReRAM device includes an interlayer dielectric (ILD), a lower conductive plug, a resistance-switching element (RSE) and an upper conductive plug. The ILD has an upper surface. The lower conductive plug is disposed in the ILD, and has a top surface lower than the upper surface. The RSE is disposed above the top surface and electrically contacts with the top surface. The upper conductive plug is disposed above the RSE and electrically contacts with the RSE.Type: ApplicationFiled: December 16, 2022Publication date: May 16, 2024Inventors: Kai-Jiun CHANG, Yu-Huan YEH, Chuan-Fu WANG
-
Publication number: 20240130254Abstract: A semiconductor device and a method for forming the same are provided. The semiconductor device includes a first semiconductor structure and a second semiconductor structure. The first semiconductor structure includes a first electrode, a second electrode on one side of the first electrode, and a resistive switching film between the first electrode and the second electrode. The first electrode, the resistive switching film and the second electrode are arranged along the first direction. The second semiconductor structure includes a first via and a first metal layer on the first via along a second direction and electrically connected to the first via. The first direction is perpendicular to the second direction. An upper surface of the first electrode, an upper surface of the second electrode, an upper surface of the resistive switching film and an upper surface of the first metal layer are coplanar.Type: ApplicationFiled: December 5, 2022Publication date: April 18, 2024Inventors: Yen-Min TING, Chuan-Fu WANG, Yu-Huan YEH
-
Patent number: 11950521Abstract: A resistive random-access memory (RRAM) device includes a bottom electrode, a high work function layer, a resistive material layer, a top electrode and high work function spacers. The bottom electrode, the high work function layer, the resistive material layer and the top electrode are sequentially stacked on a substrate, wherein the resistive material layer includes a bottom part and a top part. The high work function spacers cover sidewalls of the bottom part, thereby constituting a RRAM cell. The present invention also provides a method of forming a RRAM device.Type: GrantFiled: May 11, 2022Date of Patent: April 2, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Shu-Hung Yu, Chun-Hung Cheng, Chuan-Fu Wang
-
Publication number: 20240107902Abstract: A resistive memory device includes a dielectric layer, a via connection structure, a stacked structure, and an insulating structure. The via connection structure is disposed in the dielectric layer. The stacked structure is disposed on the via connection structure and the dielectric layer. The insulating structure penetrates through the stacked structure in a vertical direction and divides the stacked structure into a first memory cell unit and a second memory cell unit. The first memory cell unit includes a first bottom electrode, and the second memory cell unit includes a second bottom electrode separated from the first bottom electrode by the insulating structure. The via connection structure is electrically connected with the first bottom electrode and the second bottom electrode.Type: ApplicationFiled: October 20, 2022Publication date: March 28, 2024Applicant: UNITED MICROELECTRONICS CORP.Inventors: Wen-Jen Wang, Yu-Huan Yeh, Chuan-Fu Wang
-
Publication number: 20240107901Abstract: Provided is a resistive random access memory (RRAM). The resistive random access memory includes a plurality of unit structures disposed on a substrate. Each of the unit structures includes a first electrode, and a first metal oxide layer. The first electrode is disposed on the substrate. The first metal oxide layer is disposed on the first electrode. In addition, the resistive random access memory includes a second electrode. The second electrode is disposed on the plurality of unit structures and connected to the plurality of unit structures.Type: ApplicationFiled: December 5, 2023Publication date: March 28, 2024Applicant: United Microelectronics Corp.Inventors: Kai Jiun Chang, Chun-Hung Cheng, Chuan-Fu Wang
-
Publication number: 20240074335Abstract: A RRAM device includes a bottom electrode, a resistive material layer, atop electrode, a hard mask and high work function sidewall parts. The bottom electrode, the resistive material layer, the top electrode and the hard mask are sequentially stacked on a substrate. The high work function sidewall parts cover sidewalls of the top electrode and sidewalls of the hard mask, thereby constituting a RRAM cell. A method of forming the RRAM device is also provided.Type: ApplicationFiled: November 8, 2023Publication date: February 29, 2024Applicant: UNITED MICROELCTRONICS CORP.Inventors: Wen-Jen Wang, Chun-Hung Cheng, Chuan-Fu Wang
-
Publication number: 20240074338Abstract: A resistive random access memory (RRAM) structure includes a RRAM cell, spacers and a dielectric layer. The RRAM cell is disposed on a substrate. The spacers are disposed beside the RRAM cell, wherein widths of top surfaces of the spacers are larger than or equal to widths of bottom surfaces of the spacers. The dielectric layer blanketly covers the substrate and sandwiches the RRAM cell, wherein the spacers are located in the dielectric layer. A method for forming the resistive random access memory (RRAM) structure is also provided.Type: ApplicationFiled: November 6, 2023Publication date: February 29, 2024Applicant: UNITED MICROELECTRONICS CORP.Inventors: Wen-Jen Wang, Chun-Hung Cheng, Chuan-Fu Wang
-
Publication number: 20240057487Abstract: An RRAM includes a bottom electrode, a resistive switching layer and a top electrode. The bottom electrode includes an inverted T-shaped profile. The resistive switching layer covers the bottom electrode. The top electrode covers the resistive switching layer. The inverted T-shaped profile includes a bottom element and a vertical element. The vertical element is disposed on the bottom element. The shape of the vertical element includes a rectangle or a trapezoid.Type: ApplicationFiled: September 6, 2022Publication date: February 15, 2024Applicant: UNITED MICROELECTRONICS CORP.Inventors: Kai-Jiun Chang, Chun-Hung Cheng, Chuan-Fu Wang