Patents by Inventor Chung Chang
Chung Chang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12152771Abstract: An optical structure is provided. The optical structure includes a substrate and a light-emitting element disposed on the substrate. The optical structure also includes a cap disposed on the substrate and covering the light-emitting element. The cap has a top portion and a sidewall connected to the top portion. The optical structure further includes a first micro-structure disposed on a first side of the top portion facing the light-emitting element. The first micro-structure is periodically arranged.Type: GrantFiled: January 26, 2024Date of Patent: November 26, 2024Assignee: Lextar Electronics CorporationInventors: Wei-Chung Cheng, Yun-Yi Tien, Jung-Cheng Chang, Min-Chen Chiu
-
Publication number: 20240389310Abstract: A method of fabricating a memory device includes forming a plurality of first nanostructures, a plurality of second nanostructures, a plurality of third nanostructures, and a plurality of fourth nanostructures; separating the plurality of first nanostructures and the plurality of second nanostructures with a dielectric fin structure; forming a first gate structure wrapping around each of the first nanostructures except for a sidewall that is in contact with the dielectric fin structure; forming a second gate structure wrapping around each of the second nanostructures except for a sidewall that is in contact with the dielectric fin structure; and forming a first interconnect structure coupled to one of the first gate structure or second gate structure. The dielectric structure also extends along the first lateral direction. The first and second gate structures extend along a second lateral direction perpendicular to the first lateral direction.Type: ApplicationFiled: July 25, 2024Publication date: November 21, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Sheng Chang, Chia-En Huang, Chun Chung Su, Chih-Ching Wang
-
Publication number: 20240387698Abstract: A semiconductor device includes a semiconductor substrate, a gate structure, a silicon oxycarbonitride spacer, a silicon oxycarbide spacer, a silicon nitride spacer, and a source/drain structure. The gate structure is on the semiconductor substrate. The silicon oxycarbonitride spacer is on a sidewall of the gate structure. The silicon oxycarbide spacer is on a sidewall of the silicon oxycarbonitride spacer. The silicon nitride spacer is on a sidewall of the silicon oxycarbide spacer, in which an upper portion of the silicon nitride spacer has a lower density than a lower portion of the silicon nitride spacer. The source/drain structure is on the semiconductor substrate and adjacent to the gate structure.Type: ApplicationFiled: July 29, 2024Publication date: November 21, 2024Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Sheng-Liang PAN, Yung-Tzu CHEN, Chung-Chieh LEE, Yung-Chang HSU, Chia-Yang HUNG, Po-Chuan WANG, Guan-Xuan CHEN, Huan-Just LIN
-
Publication number: 20240387533Abstract: Semiconductor devices and methods of forming the same are provided. In an embodiment, a semiconductor device includes a first fin extending along a first direction, a second fin extending parallel to the first fin, and a gate structure over and wrapping around the first fin and the second fin, the gate structure extending along a second direction perpendicular to the first direction. The first fin bents away from the second fin along the second direction and the second fin bents away from the first fin along the second direction.Type: ApplicationFiled: July 29, 2024Publication date: November 21, 2024Inventors: Jiun-Ming Kuo, Pei-Ling Gao, Chen-Hsuan Liao, Hung-Ju Chou, Chih-Chung Chang, Che-Yuan Hsu
-
Publication number: 20240387727Abstract: A manufacturing method of a transistor includes at least the following steps. An insulating layer is provided. A source/drain material layer is formed on the insulating layer to cover top surface and sidewalls of the insulating layer. A portion of the source/drain material layer is removed until the insulating layer is exposed, so as to form a source region and a drain region respectively on two opposite sidewalls of the insulating layer. A channel layer is deposited on the insulating layer, the source region, and the drain region. A ferroelectric layer is formed over the channel layer through a non-plasma deposition process. A gate electrode is formed on the ferroelectric layer. The gate electrode, the ferroelectric layer, and the channel layer are patterned to expose at least a portion of the insulating layer, at least a portion of the source region, and at least a portion of the drain region.Type: ApplicationFiled: July 29, 2024Publication date: November 21, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hung-Chang Sun, Sheng-Chih Lai, Yu-Wei Jiang, Kuo-Chang Chiang, TsuChing Yang, Feng-Cheng Yang, Chung-Te Lin
-
Publication number: 20240389343Abstract: A method for forming a semiconductor structure includes following operations. A substrate is received. The substrate includes a first dielectric layer and a conducive layer formed in the first dielectric layer. A ferroelectric layer is formed over the first dielectric layer and the conductive layer. A metal oxide semiconductor layer is formed over the ferroelectric layer. An SUT treatment is performed. A temperature of the SUT treatment is less than approximately 400° C.Type: ApplicationFiled: July 25, 2024Publication date: November 21, 2024Inventors: MIN-KUN DAI, YEN-CHIEH HUANG, KUO-CHANG CHIANG, HAN-TING TSAI, TSANN LIN, CHUNG-TE LIN
-
Publication number: 20240387618Abstract: A three-dimensional device structure includes a die including a semiconductor substrate, an interconnect structure disposed on the semiconductor substrate, a through silicon via (TSV) structure that extends through the semiconductor substrate and electrically contacts a metal feature of the interconnect structure, and an integrated passive device (IPD) embedded in the semiconductor substrate and electrically connected to the TSV structure.Type: ApplicationFiled: July 29, 2024Publication date: November 21, 2024Inventors: Jen-Yuan CHANG, Chien-Chang LEE, Chia-Ping LAI, Tzu-Chung TSAI
-
Publication number: 20240385527Abstract: A control system includes a plurality of pressure sensors, each to detect a pressure in a respective dynamic gas lock (DGL) nozzle control region of a plurality of DGL nozzle control regions. Each DGL nozzle control region includes one or more DGL nozzles. The control system includes a plurality of mass flow controllers (MFCs). Each MFC of the plurality of MFCs is to control a flow velocity in a respective DGL nozzle control region of the plurality of DGL nozzle control regions. The control system includes a controller to selectively cause one or more MFCs of the plurality of MFCs to adjust flow velocities in one or more DGL nozzle control regions of the plurality of DGL nozzle control regions based on pressures detected by the plurality of pressure sensors in DGL nozzle control regions of the plurality of DGL nozzle control regions.Type: ApplicationFiled: July 30, 2024Publication date: November 21, 2024Inventors: Chun-Kai CHANG, Yu Sheng CHIANG, Yu De LIOU, Chi YANG, Ching-Juinn HUANG, Po-Chung CHENG
-
Publication number: 20240387424Abstract: The present disclosure, in some embodiments, relates to an integrated chip. The integrated chip includes an interconnect structure over a substrate. The interconnect structure includes a plurality of interconnects disposed within a dielectric structure. A bond pad structure is over the interconnect structure, a first masking layer is over the bond pad structure, and a second masking layer is over the first masking layer. The second masking layer contacts opposing outermost sidewalls of the bond pad structure and the first masking layer. A conductive bump vertically extends through the first masking layer and the second masking layer to contact the bond pad structure.Type: ApplicationFiled: July 24, 2024Publication date: November 21, 2024Inventors: Julie Yang, Chii Ming Wu, Tzu-Chung Tsai, Yao-Wen Chang
-
Publication number: 20240387447Abstract: A method for forming a semiconductor device is provided. The method includes forming first bonding features and a first alignment mark including first patterns in a top die and forming second bonding features and a second alignment mark in a bottom wafer. The method also includes determining a first benchmark and a second benchmark. The method further includes aligning the top die with the bottom wafer using the first alignment mark and the second alignment mark. In a top view, at least two of the first patterns are oriented along a first direction, and at least two of the first patterns are oriented along a second direction that is different from the first direction. The top die is aligned with the bottom wafer by adjusting a virtual axis passing through the first benchmark and the second benchmark to be substantially parallel with the first direction.Type: ApplicationFiled: May 16, 2023Publication date: November 21, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Geng-Ming CHANG, Chih-Hang TUNG, Chen-Hua YU, Kuo-Chung Yee, Kewei ZUO, Shou-Yi Wang, Tzu-Cheng LIN, Shih-Wei LIANG
-
Publication number: 20240387546Abstract: A semiconductor structure includes a first transistor and a second transistor. The first transistor includes a first fin structure and a first metal gate over the first fin structure. The first metal gate includes a first work function metal layer and a first gap-filling metal layer. The second transistor includes a second fin structure and a second metal gate over the second fin structure. The second metal gate includes a second work function metal layer and a second gap-filling metal layer. The first metal gate and the second metal gate provide a same work function. A width of the first metal gate is equal to a width of the second metal gate. A width of a top surface of the first gap-filling metal layer is greater than a width of a top surface of the second gap-filling metal layer.Type: ApplicationFiled: May 18, 2023Publication date: November 21, 2024Inventors: PO-YING CHANG, WEN-LANG WU, CHANG-TAI LEE, LI-CHUNG KUO, YUN-HAN LIN, CHEN-CHUAN YANG
-
Patent number: 12147275Abstract: An information handling system may include a first member, a second member, and one or more hinge assemblies for coupling the first and second members, where the one or more hinge assemblies comprise a central assembly, a first and a second orbit mechanism configured to couple to the first and second members respectively, a first primary shaft coupling a first pair of link bars to the central assembly and to each other, a first secondary shaft coupling the first pair of link bars to each other and to the first orbit mechanism via a first track comprising an elongated opening, a second primary shaft coupling a second pair of link bars to the central assembly and to each other, and a second secondary shaft coupling the second pair of link bars to each other and to the second orbit mechanism via a second track comprising an elongated opening.Type: GrantFiled: July 25, 2022Date of Patent: November 19, 2024Assignee: Dell Products L.P.Inventors: Chin-Chung Wu, Chih-Ping Chang, An-Chung Hsieh, Shih-Heng Chen
-
Patent number: 12147087Abstract: An optical component driving mechanism is provided, including a holder, a fixed portion, a driving assembly, and a first circuit assembly. The holder is used to connect the optical component. The holder is movable relative to the fixed portion. The driving assembly is used to drive the holder to move relative to the fixed portion. The first circuit assembly is fixedly disposed on the holder. The first circuit assembly is electrically connected to the driving assembly.Type: GrantFiled: November 9, 2021Date of Patent: November 19, 2024Assignee: TDK TAIWAN CORP.Inventors: Guan-Bo Wang, Shao-Chung Chang, Chen-Hsin Huang, Liang-Ting Ho, Chih-Wen Chiang, Kai-Po Fan
-
Publication number: 20240377905Abstract: Embodiments of the present disclosure provide systems and methods to prevent false triggering of the touchpad buttons associated with a touchpad. The false touchpad button mitigation system and method uses executable logic that upon detection of a button press event, determines whether touchpad data is currently being received from the touchpad, and when no touchpad data is currently being received, inhibit the button press event from being processed by an Information Handling System (HIS). Touchpad data refers to data generated by a touchpad when a user's finger is touching the touchpad. Thus, if the user is not actively touching the touchpad, the false button press event may be blocked by the executable logic.Type: ApplicationFiled: May 9, 2023Publication date: November 14, 2024Applicant: Dell Products, L.P.Inventors: Tao-Peng Chu, Chen Hsin Chang, Yi-Chung Chu, Shao-Hung Yu
-
Publication number: 20240379448Abstract: A method includes forming a gate dielectric on a semiconductor region, depositing a work-function layer over the gate dielectric, depositing a silicon layer over the work-function layer, and depositing a glue layer over the silicon layer. The work-function layer, the silicon layer, and the glue layer are in-situ deposited. The method further includes depositing a filling-metal over the glue layer; and performing a planarization process, wherein remaining portions of the glue layer, the silicon layer, and the work-function layer form portions of a gate electrode.Type: ApplicationFiled: July 25, 2024Publication date: November 14, 2024Inventors: Hsin-Han Tsai, Chung-Chiang Wu, Cheng-Lung Hung, Weng Chang, Chi On Chui
-
Publication number: 20240379803Abstract: A device includes a substrate, a first semiconductor channel over the substrate, and a second semiconductor channel over the substrate and laterally separated from the first semiconductor channel. A gate structure covers and wraps around the first semiconductor channel and the second semiconductor channel. A first source/drain region abuts the first semiconductor channel on a first side of the gate structure, and a second source/drain region abuts the second semiconductor channel on the first side of the gate structure. An isolation structure is under and between the first source/drain region and the second source/drain region, and includes a first isolation region in contact with bottom surfaces of the first and second source/drain regions, and a second isolation region in contact with sidewalls of the first and second source/drain regions, and extending from a bottom surface of the first isolation region to upper surfaces of the first and second source/drain regions.Type: ApplicationFiled: July 25, 2024Publication date: November 14, 2024Inventors: Wei Ju LEE, Zhi-Chang LIN, Chun-Fu CHENG, Chung-Wei WU, Zhiqiang WU
-
Publication number: 20240379836Abstract: The present disclosure provides a semiconductor structure. The semiconductor structure includes a gallium nitride (GaN) layer on a substrate; an aluminum gallium nitride (AlGaN) layer disposed on the GaN layer; a gate stack disposed on the AlGaN layer; a source feature and a drain feature disposed on the AlGaN layer and interposed by the gate stack; a dielectric material layer is disposed on the gate stack; and a field plate disposed on the dielectric material layer and electrically connected to the source feature, wherein the field plate includes a step-wise structure.Type: ApplicationFiled: July 25, 2024Publication date: November 14, 2024Inventors: Wei Wang, Wei-Chen Yang, Yao-Chung Chang, Ru-Yi Su, Yen-Ku Lin, Chuan-Wei Tsou, Chun Lin Tsai
-
Publication number: 20240379820Abstract: In an embodiment, a method of forming a semiconductor device includes forming a dummy gate stack over a substrate; forming a first spacer layer over the dummy gate stack; oxidizing a surface of the first spacer layer to form a sacrificial liner; forming one or more second spacer layers over the sacrificial liner; forming a third spacer layer over the one or more second spacer layers; forming an inter-layer dielectric (ILD) layer over the third spacer layer; etching at least a portion of the one or more second spacer layers to form an air gap, the air gap being interposed between the third spacer layer and the first spacer layer; and forming a refill layer to fill an upper portion of the air gap.Type: ApplicationFiled: July 24, 2024Publication date: November 14, 2024Inventors: Ming-Jhe Sie, Chen-Huang Huang, Shao-Hua Hsu, Cheng-Chung Chang, Szu-Ping Lee, An Chyi Wei, Shiang-Bau Wang, Chia-Jen Chen
-
Publication number: 20240381651Abstract: A semiconductor memory structure includes a ferroelectric layer and a channel layer formed over the ferroelectric layer. The structure also includes a source structure and a drain structure formed over the channel layer. The structure further includes a first isolation structure formed between the source structure and the drain structure. The source structure extends over the cap layer and towards the drain structure.Type: ApplicationFiled: July 23, 2024Publication date: November 14, 2024Inventors: Hung-Chang Sun, Sheng-Chih Lai, Cheng-Jun Wu, Yu-Wei Jiang, Feng-Cheng Yang, Chung-Te Lin
-
Publication number: 20240381659Abstract: A semiconductor memory structure includes a gate structure, a ferroelectric layer over the gate structure, a channel layer over the ferroelectric layer, an intervening structure between the ferroelectric layer and the channel layer, and a source structure and a drain structure separated from each other over the channel layer. A thickness of the intervening structure is less than a thickness of the channel layer and less than a thickness of the ferroelectric layer. The channel layer and the intervening structure include different materials.Type: ApplicationFiled: May 9, 2023Publication date: November 14, 2024Inventors: PO-TING LIN, CHUNG-TE LIN, HAI-CHING CHEN, YU-MING LIN, KUO-CHANG CHIANG, YAN-YI CHEN, WU-WEI TSAI, YU-CHUAN SHIH