Patents by Inventor David M. Dobuzinsky
David M. Dobuzinsky has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7358172Abstract: Embodiments herein present a method for forming a poly filled substrate contact on a SOI structure. The method forms an insulator on a substrate and forms a substrate contact hole within the insulator. The insulator surface level is higher than final structure. Next, a poly overfill is performed, comprising filling the substrate contact hole with polysilicon and covering the insulator with the polysilicon. Specifically, the thickness of the polysilicon is greater than the size of the substrate contact hole. Following this, the polysilicon is etched, wherein a portion of the polysilicon is removed, and wherein the substrate contact hole is left partially filled with the polysilicon. Further, the etching of the polysilicon forms a concave recess within a top portion of the polysilicon. The etching of said polysilicon does not contact the substrate. The excess of insulator is polished off to the desired level.Type: GrantFiled: February 21, 2006Date of Patent: April 15, 2008Assignee: International Business Machines CorporationInventors: David M. Dobuzinsky, Byeong Y. Kim, Effendi Leobandung, Munir D. Naeem, Brian L. Tessier
-
Patent number: 7118986Abstract: Methods for forming or etching silicon trench isolation (STI) in a silicon-on-insulator (SOI) region and a bulk silicon region, and a semiconductor device so formed, are disclosed. The STI can be etched simultaneously in the SOI and bulk silicon regions by etching to an uppermost silicon layer using an STI mask, conducting a timed etch that etches to a desired depth in the bulk silicon region and stops on a buried insulator of the SOI region, and etching through the buried insulator of the SOI region. The buried insulator etch for this process can be done with little complexity as part of a hardmask removal step. Further, by choosing the same depth for both the bulk and SOI regions, problems with a subsequent CMP process are avoided. The invention also cleans up the boundary between the SOI and bulk regions where silicon nitride residuals may exist.Type: GrantFiled: June 16, 2004Date of Patent: October 10, 2006Assignee: International Business Machines CorporationInventors: Michael D. Steigerwalt, Mahender Kumar, Herbert L. Ho, David M. Dobuzinsky, Johnathan E. Faltermeier, Denise Pendleton
-
Patent number: 7087532Abstract: A process for forming sublithographic structures such as fins employs a hardmask protective layer above a hardmask to absorb damage during a dry etching step, thereby preserving symmetry in the hardmask and eliminating a source of defects.Type: GrantFiled: September 30, 2004Date of Patent: August 8, 2006Assignee: International Business Machines CorporationInventors: David M Dobuzinsky, Jochen C. Beintner, Siddhartha Panda
-
Patent number: 6964897Abstract: A DRAM array in an SOI wafer having a uniform BOX layer extending throughout the array eliminates the collar oxide step in processing; connects the buried plates with an implant that, in turn, is connected to a conductive plug extending through the device layer and the box that is biased at ground; while the pass transistors are planar NFETs having floating bodies that have a leakage discharge path to ground through a grounded bitline.Type: GrantFiled: June 9, 2003Date of Patent: November 15, 2005Assignee: International Business Machines CorporationInventors: Karen A. Bard, David M. Dobuzinsky, Herbert L. Ho, Mahendar Kumar, Denise Pendleton, Michael D. Steigerwalt, Brian L. Walsh
-
Patent number: 6887785Abstract: A semiconductor device with openings of differing depths in a substrate or layer is described, as are related methods for its manufacture. Through selective deposition of a single mask layer, whereby low aspect ratio openings are substantially coated while high aspect ratio are at most partially coated, subsequent etching of the substrate or layer is restricted to uncoated portions of the high aspect ratio openings. The result is a substrate or layer with openings of more than one depth using a single mask layer. In a second embodiment, the selective deposition of a single mask layer is utilized to etch a layer while protecting underlying structures from etching. In a third embodiment, the selective deposition of a single mask layer is utilized to etch an opening into a layer wherein the opening has a sub-lithographic diameter, i.e., the diameter of the opening is smaller than can be achieved with the particular lithographic technique employed.Type: GrantFiled: May 13, 2004Date of Patent: May 3, 2005Assignee: International Business Machines CorporationInventors: David M. Dobuzinsky, Carl J. Radens, Roy C. Iggulden, Jay W. Strane, Keith K. H. Wong
-
Publication number: 20040248363Abstract: A DRAM array in an SOI wafer having a uniform BOX layer extending throughout the array eliminates the collar oxide step in processing; connects the buried plates with an implant that, in turn, is connected to a conductive plug extending through the device layer and the box that is biased at ground; while the pass transistors are planar NFETs having floating bodies that have a leakage discharge path to ground through a grounded bitline.Type: ApplicationFiled: June 9, 2003Publication date: December 9, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Karen A. Bard, David M. Dobuzinsky, Herbert L. Ho, Mahendar Kumar, Denise Pendleton, Michael D. Steigerwalt, Brian L. Walsh
-
Patent number: 6809027Abstract: A method for forming high-density self-aligned contacts and interconnect structures in a semiconductor device. A dielectric layer thick enough to contain both interconnect and contact structures is formed on a substrate. A patterned hardmask is formed on the dielectric layer to define both the interconnect and contact structures. The openings for interconnect features are first formed by partially etching the dielectric layer selective to the hardmask. A second mask (e.g., a resist) is used to define the contact openings, and the dielectric layer is etched through the second mask, also selective to the hardmask, to expose the diffusion regions to be contacted. The patterned hardmask is used to help define the contact openings. Conductive material is then deposited in the openings which results in contacts and interconnects that are self-aligned. By first forming the openings for both interconnect and contacts, savings in processing steps may be obtained.Type: GrantFiled: June 6, 2002Date of Patent: October 26, 2004Assignee: International Business Machines CorporationInventors: Jay W. Strane, Hiroyuki Akatsu, David M. Dobuzinsky
-
Patent number: 6806177Abstract: A method for forming high-density self-aligned contacts and interconnect structures in a semiconductor device. A dielectric layer thick enough to contain both interconnect and contact structures is formed on a substrate. A patterned hardmask is formed on the dielectric layer to define both the interconnect and contact structures. The openings for interconnect features are first formed by partially etching the dielectric layer selective to the hardmask. A second mask (e.g., a resist) is used to define the contact openings, and the dielectric layer is etched through the second mask, also selective to the hardmask, to expose the diffusion regions to be contacted. The patterned hardmask is used to help define the contact openings. Conductive material is then deposited in the openings which results in contacts and interconnects that are self-aligned. By first forming the openings for both interconnect and contacts, savings in processing steps may be obtained.Type: GrantFiled: November 21, 2003Date of Patent: October 19, 2004Assignee: International Business Machines CorporationInventors: Jay W. Strane, Hiroyuki Akatsu, David M. Dobuzinsky
-
Publication number: 20040112294Abstract: An apparatus for plasma processing of a wafer includes an annular structure including a magnet, where the structure is concentric with the wafer holder; the magnet generates a magnetic field for deflecting charged particles incident on the structure, thereby preventing damage to the structure by those particles. Accordingly, the structure may be of a material susceptible to erosion during the plasma processing, so that the magnetic field reduces that erosion. The cost of consumable parts in the apparatus is thus reduced. The annular structure may be characterized as a ring having a groove formed therein, with the magnet disposed in the groove. The magnet may be either a permanent magnet or an electromagnet.Type: ApplicationFiled: December 5, 2003Publication date: June 17, 2004Applicant: International Business Machines CorporationInventors: Scott D. Allen, Bomy Chen, David M. Dobuzinsky, Richard S. Wise
-
Publication number: 20040112544Abstract: An apparatus for plasma processing of a wafer that is comprised of a ring with a magnet disposed in the ring. The ring surrounds the wafer and is proximate to the edge portion of the wafer. The magnetic field deflects charged particles incident upon the edge portion during the plasma processing, therefore preventing damage to the wafer by the particles.Type: ApplicationFiled: December 16, 2002Publication date: June 17, 2004Inventors: Hongwen Yan, David M. Dobuzinsky, Brian L. Ji, Richard Wise
-
Publication number: 20040104409Abstract: A method for forming high-density self-aligned contacts and interconnect structures in a semiconductor device. A dielectric layer thick enough to contain both interconnect and contact structures is formed on a substrate. A patterned hardmask is formed on the dielectric layer to define both the interconnect and contact structures. The openings for interconnect features are first formed by partially etching the dielectric layer selective to the hardmask. A second mask (e.g., a resist) is used to define the contact openings, and the dielectric layer is etched through the second mask, also selective to the hardmask, to expose the diffusion regions to be contacted. The patterned hardmask is used to help define the contact openings. Conductive material is then deposited in the openings which results in contacts and interconnects that are self-aligned. By first forming the openings for both interconnect and contacts, savings in processing steps may be obtained.Type: ApplicationFiled: November 21, 2003Publication date: June 3, 2004Applicant: International Business Machines CorporationInventors: Jay W. Strane, Hiroyuki Akatsu, David M. Dobuzinsky
-
Patent number: 6740568Abstract: In a method of forming a contact, a liner reactive ion etch is affected on a substrate to remove silicon nitride and silicon oxide. An oxygen plasma ex-situ clean, a Huang AB clean, and a dilute hydrofluric acid (DHF) clean are affected. Amorphous silicon is deposited and an anneal is performed to regrow and recrystallize amorphous silicon.Type: GrantFiled: July 29, 2002Date of Patent: May 25, 2004Assignees: Infineon Technologies AG, International Business Machines CorporationInventors: Yun Yu Wang, Johnathan Faltermeier, Colleen M. Snavely, Michael Maldei, Michael M. Iwatake, David M. Dobuzinsky, Ravikumar Ramachandran, Viraj Y. Sardesai, Philip L. Flaitz, Lisa Y. Ninomiya
-
Patent number: 6740539Abstract: A structure and method for an insulator layer having carbon-graded layers above a substrate is disclosed, wherein the concentration of carbon increases in each successive carbon-graded layer above the substrate. The insulator comprises a low-k dielectric having a dielectric constant less than 3.3. The carbon-graded layer increases adhesion between the substrate and the insulator and between the insulator and the conductor layer. The structure may also include stabilization interfaces between the carbon-graded layers. More specifically, the carbon-graded layers include a first layer adjacent the substrate having a carbon content between about 5% and 20%, a second layer above the first layer having a carbon content between about 10% and 30%, and a third layer above the second layer having a carbon content between about 20% and 40%.Type: GrantFiled: February 13, 2003Date of Patent: May 25, 2004Assignees: International Business Machines Corporation, Infineon Technologies A.G.Inventors: Richard A. Conti, Prakash Chimanlal Dev, David M. Dobuzinsky, Daniel C. Edelstein, Gill Y. Lee, Kia-Seng Low, Padraic C. Shafer, Alexander Simpson, Peter Wrschka
-
Publication number: 20040018680Abstract: In a method of preparing a DRAM wherein doped poly-Si is used as a CB contact as well as a source of doping in the contact region, and whereType: ApplicationFiled: July 29, 2002Publication date: January 29, 2004Inventors: Yun Yu Wang, Johnathan Faltermeier, Colleen M. Snavely, Michael Maldei, Michael M. Iwatake, David M. Dobuzinsky, Ravikumar Ramachandran, Viraj Y. Sardesai, Philip L. Flaitz, Lisa Y. Ninomiya
-
Publication number: 20030228752Abstract: A method for forming high-density self-aligned contacts and interconnect structures in a semiconductor device. A dielectric layer thick enough to contain both interconnect and contact structures is formed on a substrate. A patterned hardmask is formed on the dielectric layer to define both the interconnect and contact structures. The openings for interconnect features are first formed by partially etching the dielectric layer selective to the hardmask. A second mask (e.g., a resist) is used to define the contact openings, and the dielectric layer is etched through the second mask, also selective to the hardmask, to expose the diffusion regions to be contacted. The patterned hardmask is used to help define the contact openings. Conductive material is then deposited in the openings which results in contacts and interconnects that are self-aligned. By first forming the openings for both interconnect and contacts, savings in processing steps may be obtained.Type: ApplicationFiled: June 6, 2002Publication date: December 11, 2003Applicant: International Business Machines CorporationInventors: Jay W. Strane, Hiroyuki Akatsu, David M. Dobuzinsky
-
Patent number: 6656375Abstract: An anisotropic etching process for a nitride layer of a substrate, the process comprising using an etchant gas which comprises a hydrogen-rich fluorohydrocarbon, an oxidant and a carbon source. The hydrogen-rich fluorohydrocarbon is preferably one of CH3F or CH2F2, the carbon source is preferably one of CO2 or CO, and the oxidant is preferably O2. The fluorohydrocarbon is preferably present in the gas at approximately 7%-35% by volume, the oxidant is preferably present in the gas at approximately 1%-35% by volume, and the carbon source is preferably present in the gas at approximately 30%-92%.Type: GrantFiled: January 28, 1998Date of Patent: December 2, 2003Assignee: International Business Machines CorporationInventors: Michael D. Armacost, David M. Dobuzinsky, John C. Malinowski, Hung Y. Ng, Richard S. Wise, Chienfan Yu
-
Publication number: 20030153198Abstract: A structure and method for an insulator layer having carbon-graded layers above a substrate is disclosed, wherein the concentration of carbon increases in each successive carbon-graded layer above the substrate. The insulator comprises a low-k dielectric having a dielectric constant less than 3.3. The carbon-graded layer increases adhesion between the substrate and the insulator and between the insulator and the conductor layer. The structure may also include stabilization interfaces between the carbon-graded layers. More specifically, the carbon-graded layers include a first layer adjacent the substrate having a carbon content between about 5% and 20%, a second layer above the first layer having a carbon content between about 10% and 30%, and a third layer above the second layer having a carbon content between about 20% and 40%.Type: ApplicationFiled: February 13, 2003Publication date: August 14, 2003Inventors: Richard A. Conti, Prakash Chimanlal Dev, David M. Dobuzinsky, Daniel C. Edelstein, Gill Y. Lee, Kia-Seng Low, Padraic C. Shafer, Alexander Simpson, Peter Wrschka
-
Patent number: 6570256Abstract: A structure and method for an insulator layer having carbon-graded layers above a substrate is disclosed, wherein the concentration of carbon increases in each successive carbon-graded layer above the substrate. The insulator comprises a low-k dielectric having a dielectric constant less than 3.3. The carbon-graded layer increases adhesion between the substrate and the insulator and between the insulator and the conductor layer. The structure may also include stabilization interfaces between the carbon-graded layers. More specifically, the carbon-graded layers include a first layer adjacent the substrate having a carbon content between about 5% and 20%, a second layer above the first layer having a carbon content between about 10% and 30%, and a third layer above the second layer having a carbon content between about 20% and 40%.Type: GrantFiled: July 20, 2001Date of Patent: May 27, 2003Assignee: International Business Machines CorporationInventors: Richard A. Conti, Prakash Chimanlal Dev, David M. Dobuzinsky, Daniel C. Edelstein, Gill Y. Lee, Kia-Seng Low, Padraic C. Shafer, Alexander Simpson, Peter Wrschka
-
Publication number: 20030017642Abstract: A structure and method for an insulator layer having carbon-graded layers above a substrate is disclosed, wherein the concentration of carbon increases in each successive carbon-graded layer above the substrate. The insulator comprises a low-k dielectric having a dielectric constant less than 3.3. The carbon-graded layer increases adhesion between the substrate and the insulator and between the insulator and the conductor layer. The structure may also include stabilization interfaces between the carbon-graded layers. More specifically, the carbon-graded layers include a first layer adjacent the substrate having a carbon content between about 5% and 20%, a second layer above the first layer having a carbon content between about 10% and 30%, and a third layer above the second layer having a carbon content between about 20% and 40%.Type: ApplicationFiled: July 20, 2001Publication date: January 23, 2003Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Richard A. Conti, Prakash Chimanlal Dev, David M. Dobuzinsky, Daniel C. Edelstein, Gill Y. Lee, Kia-Seng Low, Padraic C. Shafer, Alexander Simpson, Peter Wrschka
-
Patent number: 6207353Abstract: A resist formulation minimizes blistering during reactive ion etching processes resulting in an increased amount of polymer by-product deposition. Such processes involve exciting a gaseous fluorocarbon etchant with sufficient energy to form a high-density plasma, and the use of an etchant having a carbon-to-fluorine ratio of at least 0.33. In addition to a conventional photoactive component, resists which minimize blistering under these conditions include a resin binder which is a terpolymer having: (a) units that contain acid-labile groups; (b) units that are free of reactive groups and hydroxyl groups; and (c) units that contribute to aqueous developability of the photoresist. After the photoresist is patterned on the silicon oxide layer and the high-density plasma is formed, the high-density plasma is introduced to the silicon oxide layer to etch at least one opening in the silicon oxide layer.Type: GrantFiled: December 10, 1997Date of Patent: March 27, 2001Assignee: International Business Machines CorporationInventors: Michael D. Armacost, Willard E. Conley, Tina J. Cotler-Wagner, Ronald A. DellaGuardia, David M. Dobuzinsky, Michael L. Passow, William C. Wille