Patents by Inventor David R. Resnick
David R. Resnick has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10681136Abstract: Apparatus and systems may include a first node group include a first network node coupled to a memory, the first network node including a first port, a second port, a processor port, and a hop port. Network node group may include a second network node coupled to a memory, the second network node including a first port, a second port, a processor port, and a hop port, the hop port of the second network node coupled to the hop port of the first network node and configured to communicate between the first network node and the second network node. Network node group may include a processor coupled to the processor port of the first network node and coupled to the processor port of the second network node, the processor configured to access the first memory through the first network node and the second memory through the second network node. Other apparatus, systems, and methods are disclosed.Type: GrantFiled: February 5, 2018Date of Patent: June 9, 2020Assignee: Micron Technology, Inc.Inventor: David R. Resnick
-
Patent number: 10019310Abstract: Various embodiments include apparatus and methods to store data in a first semiconductor memory unit and to store error correction information in a second semiconductor memory unit to recover the data. The error correction information has a value equal to at least the value of the data store in the first memory unit.Type: GrantFiled: August 4, 2014Date of Patent: July 10, 2018Assignee: Micron Technology, Inc.Inventor: David R. Resnick
-
Publication number: 20180159933Abstract: Apparatus and systems may include a first node group include a first network node coupled to a memory, the first network node including a first port, a second port, a processor port, and a hop port. Network node group may include a second network node coupled to a memory, the second network node including a first port, a second port, a processor port, and a hop port, the hop port of the second network node coupled to the hop port of the first network node and configured to communicate between the first network node and the second network node. Network node group may include a processor coupled to the processor port of the first network node and coupled to the processor port of the second network node, the processor configured to access the first memory through the first network node and the second memory through the second network node. Other apparatus, systems, and methods are disclosed.Type: ApplicationFiled: February 5, 2018Publication date: June 7, 2018Inventor: David R. Resnick
-
Patent number: 9424891Abstract: Methods, apparatuses and systems are disclosed involving a memory device. In one embodiment, a memory device is disclosed that includes a command error module of the memory device operably coupled to at least one of a command signal and an address signal and configured to detect and report a parity error on the command signal, the address signal, or combinations thereof. In some embodiments, a memory device may include a temperature sensor operably coupled to a mode register. The temperature sensor may be configured to sense a device temperature and report a temperature status. Furthermore, the memory device may be incorporated into a memory module, which may be included in an electronic system.Type: GrantFiled: May 19, 2014Date of Patent: August 23, 2016Assignee: Micron Technology, Inc.Inventor: David R. Resnick
-
Patent number: 9348785Abstract: Memory system architectures, memory modules, processing systems and methods are disclosed. In various embodiments, a memory system architecture includes a source configured to communicate signals to a memory device. At least one memory cube may coupled to the source by a communications link having more than one communications path. The memory cube may include a memory device operably coupled to a routing switch that selectively communicates the signals between the source and the memory device.Type: GrantFiled: February 17, 2014Date of Patent: May 24, 2016Assignee: Micron Technology, Inc.Inventor: David R. Resnick
-
Patent number: 9235459Abstract: Memory devices and methods are described that include serially chained memory devices. In one or more of the configurations shown, a serial chain of memory devices includes a number of memory devices, and an error recovery device at an end of the chain. In one configuration shown, the serial chain of memory devices includes a chain of devices where each device is a stacked die memory device. Methods are described that show using the error recovery device in write operations and data recovery operations.Type: GrantFiled: April 17, 2014Date of Patent: January 12, 2016Assignee: Micron Technology, Inc.Inventor: David R. Resnick
-
Patent number: 9071273Abstract: Some embodiments include apparatus and methods to prevent at least one of misidentifying and ignoring multiple-bit errors if the multiple-bit errors include a plurality of erroneous data bits that belong to only one specific group of a plurality of groups of data bits and if none of the other groups of the plurality of groups have errors.Type: GrantFiled: October 21, 2013Date of Patent: June 30, 2015Assignee: Micron Technology, Inc.Inventor: David R. Resnick
-
Patent number: 9009556Abstract: Electronic apparatus, systems, and methods to construct and operate the electronic apparatus and/or systems include a memory unit configured to receive data flow from two directions. The memory unit can be configured serially in a chain with other memory units. The chain can include an error check and correcting unit (ECC). Additional apparatus, systems, and methods are disclosed.Type: GrantFiled: February 26, 2014Date of Patent: April 14, 2015Assignee: Micron & Technology, Inc.Inventor: David R. Resnick
-
Patent number: 8958260Abstract: Semiconductor devices comprising at least one voltage sensor for sensing an operating voltage associated with an operational circuit of the semiconductor device. The at least one voltage sensor is configured to generate a signal indicative of a state of the operating voltage. Methods of monitoring a voltage in a semiconductor device include determining a magnitude of an operating voltage for an operational circuit in a semiconductor device. A signal may be generated indicating a state of the operating voltage.Type: GrantFiled: March 12, 2013Date of Patent: February 17, 2015Assignee: Micron Technology, Inc.Inventor: David R. Resnick
-
Publication number: 20140344644Abstract: Various embodiments include apparatus and methods to store data in a first semiconductor memory unit and to store error correction information in a second semiconductor memory unit to recover the data. The error correction information has a value equal to at least the value of the data store in the first memory unit.Type: ApplicationFiled: August 4, 2014Publication date: November 20, 2014Inventor: David R. Resnick
-
Patent number: 8892985Abstract: A plurality of columns for a check matrix that implements a distance d linear error correcting code are populated by providing a set of vectors from which to populate the columns, and applying to the set of vectors a filter operation that reduces the set by eliminating therefrom all vectors that would, if used to populate the columns, prevent the check matrix from satisfying a column-wise linear independence requirement associated with check matrices of distance d linear codes. One of the vectors from the reduced set may then be selected to populate one of the columns. The filtering and selecting repeats iteratively until either all of the columns are populated or the number of currently unpopulated columns exceeds the number of vectors in the reduced set. Columns for the check matrix may be processed to reduce the amount of logic needed to implement the check matrix in circuit logic.Type: GrantFiled: May 19, 2014Date of Patent: November 18, 2014Assignees: Sandia Corporation, Micron Technology, Inc.Inventors: H. Lee Ward, Anand Ganti, David R. Resnick
-
Publication number: 20140258807Abstract: A plurality of columns for a check matrix that implements a distance d linear error correcting code are populated by providing a set of vectors from which to populate the columns, and applying to the set of vectors a filter operation that reduces the set by eliminating therefrom all vectors that would, if used to populate the columns, prevent the check matrix from satisfying a column-wise linear independence requirement associated with check matrices of distance d linear codes. One of the vectors from the reduced set may then be selected to populate one of the columns. The filtering and selecting repeats iteratively until either all of the columns are populated or the number of currently unpopulated columns exceeds the number of vectors in the reduced set. Columns for the check matrix may be processed to reduce the amount of logic needed to implement the check matrix in circuit logic.Type: ApplicationFiled: May 19, 2014Publication date: September 11, 2014Applicants: Sandia Corporation, Micron Technology, Inc.Inventors: H. Lee Ward, Anand Ganti, David R. Resnick
-
Publication number: 20140258786Abstract: Methods, apparatuses and systems are disclosed involving a memory device. In one embodiment, a memory device is disclosed that includes a command error module of the memory device operably coupled to at least one of a command signal and an address signal and configured to detect and report a parity error on the command signal, the address signal, or combinations thereof. In some embodiments, a memory device may include a temperature sensor operably coupled to a mode register. The temperature sensor may be configured to sense a device temperature and report a temperature status. Furthermore, the memory device may be incorporated into a memory module, which may be included in an electronic system.Type: ApplicationFiled: May 19, 2014Publication date: September 11, 2014Applicant: Micron Technology, Inc.Inventor: David R. Resnick
-
Publication number: 20140229762Abstract: Memory devices and methods are described that include serially chained memory devices. In one or more of the configurations shown, a serial chain of memory devices includes a number of memory devices, and an error recovery device at an end of the chain. In one configuration shown, the serial chain of memory devices includes a chain of devices where each device is a stacked die memory device. Methods are described that show using the error recovery device in write operations and data recovery operations.Type: ApplicationFiled: April 17, 2014Publication date: August 14, 2014Applicant: Micron Technology, Inc.Inventor: David R. Resnick
-
Patent number: 8799743Abstract: Various embodiments include apparatus and methods to store data in a first semiconductor memory unit and to store error correction information in a second semiconductor memory unit to recover the data. The error correction information has a value equal to at least the value of the data store in the first memory unit.Type: GrantFiled: October 28, 2008Date of Patent: August 5, 2014Assignee: Micron Technology, Inc.Inventor: David R. Resnick
-
Publication number: 20140181574Abstract: Electronic apparatus, systems, and methods to construct and operate the electronic apparatus and/or systems include a memory unit configured to receive data flow from two directions. The memory unit can be configured serially in a chain with other memory units. The chain can include an error check and correcting unit (ECC). Additional apparatus, systems, and methods are disclosed.Type: ApplicationFiled: February 26, 2014Publication date: June 26, 2014Applicant: Micron Technology, Inc.Inventor: David R. Resnick
-
Patent number: 8756484Abstract: A plurality of columns for a check matrix that implements a distance d linear error correcting code are populated by providing a set of vectors from which to populate the columns, and applying to the set of vectors a filter operation that reduces the set by eliminating therefrom all vectors that would, if used to populate the columns, prevent the check matrix from satisfying a column-wise linear independence requirement associated with check matrices of distance d linear codes. One of the vectors from the reduced set may then be selected to populate one of the columns. The filtering and selecting repeats iteratively until either all of the columns are populated or the number of currently unpopulated columns exceeds the number of vectors in the reduced set. Columns for the check matrix may be processed to reduce the amount of logic needed to implement the check matrix in circuit logic.Type: GrantFiled: September 17, 2013Date of Patent: June 17, 2014Assignees: Sandia Corporation, Micron Technology, Inc.Inventors: H. Lee Ward, Anand Ganti, David R. Resnick
-
Publication number: 20140164667Abstract: Memory system architectures, memory modules, processing systems and methods are disclosed. In various embodiments, a memory system architecture includes a source configured to communicate signals to a memory device. At least one memory cube may coupled to the source by a communications link having more than one communications path. The memory cube may include a memory device operably coupled to a routing switch that selectively communicates the signals between the source and the memory device.Type: ApplicationFiled: February 17, 2014Publication date: June 12, 2014Applicant: Micron Technology, Inc.Inventor: David R. Resnick
-
Patent number: 8732533Abstract: Methods, apparatuses and systems are disclosed involving a memory device. In one embodiment, a memory device is disclosed that includes a command error module of the memory device operably coupled to at least one of a command signal and an address signal and configured to detect and report a parity error on the command signal, the address signal, or combinations thereof. In some embodiments, a memory device may include a temperature sensor operably coupled to a mode register. The temperature sensor may be configured to sense a device temperature and report a temperature status. Furthermore, the memory device may be incorporated into a memory module, which may be included in an electronic system.Type: GrantFiled: September 21, 2011Date of Patent: May 20, 2014Assignee: Micron Technology, Inc.Inventor: David R. Resnick
-
Patent number: 8707092Abstract: Memory devices and methods are described that include serially chained memory devices. In one or more of the configurations shown, a serial chain of memory devices includes a number of memory devices, and an error recovery device at an end of the chain. In one configuration shown, the serial chain of memory devices includes a chain of devices where each device is a stacked die memory device. Methods are described that show using the error recovery device in write operations and data recovery operations.Type: GrantFiled: October 24, 2011Date of Patent: April 22, 2014Assignee: Micron Technology, Inc.Inventor: David R. Resnick