Patents by Inventor Deepanshu Dutta
Deepanshu Dutta has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150255166Abstract: A method and non-volatile storage system are provided in which the voltage applied to the source end of a NAND string depends on the location of the non-volatile storage element that is selected for sensing. This may be done without body-biasing the NAND string. Having the magnitude of the voltage applied to the source end of a NAND string depend on the location of the selected memory cell (without any body biasing) helps to mitigate failures that are dependent on which word line is selected during a sensing operation of one embodiment. Additionally, the magnitude of a read pass voltage may depend on either the source line voltage or the location of the selected memory cell.Type: ApplicationFiled: February 18, 2015Publication date: September 10, 2015Applicant: SANDISK TECHNOLOGIES INC.Inventors: Huai-Yuan Tseng, Dana Lee, Shih-Chung Lee, Deepanshu Dutta, Arash Hazeghi
-
Publication number: 20150212883Abstract: Techniques for efficiently programming non-volatile storage are disclosed. A second page of data may efficiently be programmed into memory cells that already store a first page. Data may be efficiently transferred from single bit cells to multi-bit cells. Memory cells are read using at least two different read levels. The results are compared to determine a count how many memory cells showed a different result between the two reads. If the count is less than a threshold, then data from the memory cells is stored into a set of data latches without attempting to correct for misreads. If the count is not less than the threshold, then data from the memory cells is stored into the set of data latches with attempting to correct for misreads. A programming operation may be performed based on the data stored in the set of data latches.Type: ApplicationFiled: April 8, 2015Publication date: July 30, 2015Applicant: SANDISK TECHNOLOGIES INC.Inventors: Wenzhou Chen, Zhenming Zhou, Jun Wan, Deepanshu Dutta, Yi-Chieh Chen, Dana Lee
-
Patent number: 9087601Abstract: Techniques disclosed herein may prevent program disturb by preventing a select transistor of an unselected NAND string from unintentionally turning on. The Vgs of a select transistor of a NAND string may be lowered from one programming pulse to the next programming pulse multiple times. The select transistor may be a drain side select transistor or a source side select transistor. Progressively lowering the Vgs of the select transistor of an unselected NAND string as programming progresses may prevent the select transistor from unintentionally turning on. Therefore, program disturb is prevented or reduced. Vgs may be lowered by applying a lower voltage to a select line associated with the select transistor. Vgs may be lowered by applying a higher voltage to bit lines associated with the unselected NAND strings as programming progresses. Vgs may be lowered by applying a higher voltage to a common source line as programming progresses.Type: GrantFiled: January 8, 2013Date of Patent: July 21, 2015Assignee: SanDisk Technologies Inc.Inventors: Deepanshu Dutta, Shinji Sato, Fumiko Yano, Chun-Hung Lai, Masaaki Higashitani
-
Publication number: 20150200014Abstract: A technique for erasing non-volatile memory such as a NAND string which includes non-user data or dummy storage elements. The voltages of the non-user data storage elements are capacitively coupled higher by controlled increases in an erase voltage which is applied to a substrate. The voltages are floated by rendering a pass gate transistor in a non-conductive state, where the pass gate transistor is between a voltage driver and a non-user data storage element. Voltages of select gate transistors can also be capacitively coupled higher. The substrate voltage can be increased in steps and/or as a continuous ramp. In one approach, outer dummy storage elements are floated while inner dummy storage elements are driven. In another approach, both outer and inner dummy storage elements are floated. Write-erase endurance of the storage elements is increased due to reduced charge trapping between the select gates and the dummy storage elements.Type: ApplicationFiled: March 26, 2015Publication date: July 16, 2015Applicant: SANDISK TECHNOLOGIES INC.Inventors: Deepanshu Dutta, Mohan Dunga, Masaaki Higashitani
-
Patent number: 9053810Abstract: A programming operation for a set of non-volatile storage elements determines whether the storage elements have been programmed properly after a program-verify test is passed and a program status=pass is issued. Write data is reconstructed from sets of latches associated with the storage elements using logical operations optionally one or more reconstruction read operations. Normal read operations are also performed to obtain read data. A number of mismatches between the read data and the reconstructed write data is determined, and determination is made as to whether re-writing of the write data is required based on the number of the mismatches.Type: GrantFiled: March 8, 2013Date of Patent: June 9, 2015Assignee: SanDisk Technologies Inc.Inventors: Deepanshu Dutta, Dana Lee, Yan Li, Grishma Shah, Farookh Moogat, Masaaki Higashitani
-
Publication number: 20150149693Abstract: In a nonvolatile memory array that has a binary cache formed of SLC blocks and a main memory formed of MLC blocks, corrupted data along an MLC word line is corrected and relocated, along with any other data along the MLC word line, to binary cache, before it becomes uncorrectable. Subsequent reads of the relocated data directed to binary cache.Type: ApplicationFiled: November 25, 2013Publication date: May 28, 2015Applicant: SanDisk Technologies Inc.Inventors: Yew Yin Ng, Mrinal Kochar, Niles Yang, Deepanshu Dutta
-
Patent number: 9036417Abstract: Techniques for efficiently programming non-volatile storage are disclosed. A second page of data may efficiently be programmed into memory cells that already store a first page. Data may be efficiently transferred from single bit cells to multi-bit cells. Memory cells are read using at least two different read levels. The results are compared to determine a count how many memory cells showed a different result between the two reads. If the count is less than a threshold, then data from the memory cells is stored into a set of data latches without attempting to correct for misreads. If the count is not less than the threshold, then data from the memory cells is stored into the set of data latches with attempting to correct for misreads. A programming operation may be performed based on the data stored in the set of data latches.Type: GrantFiled: February 7, 2013Date of Patent: May 19, 2015Assignee: SanDisk Technologies Inc.Inventors: Wenzhou Chen, Zhenming Zhou, Jun Wan, Deepanshu Dutta, Yi-Chieh Chen, Dana Lee
-
Patent number: 9013928Abstract: A program operation for a set of non-volatile storage elements. A count is maintained of a number of program pulses which are applied to an individual storage element in a slow programming mode, and an associated bit line voltage is adjusted based on the count. Different bit line voltages can be used, having a common step size or different steps sizes. As a result, the change in threshold voltage of the storage element within the slow programming mode, with each program pulse can be made uniform, resulting in improved programming accuracy. Latches maintain the count of program pulses experienced by the associated storage element, while in the slow programming mode. The storage element is in a fast programming mode when its threshold voltage is below a lower verify level, and in the slow programming mode when its threshold voltage is between the lower verify level and a higher verify level.Type: GrantFiled: December 5, 2014Date of Patent: April 21, 2015Assignee: SanDisk Technologies Inc.Inventors: Deepanshu Dutta, Ken Oowada, Masaaki Higashitani, Man L. Mui
-
Publication number: 20150092496Abstract: A program operation for a set of non-volatile storage elements. A count is maintained of a number of program pulses which are applied to an individual storage element in a slow programming mode, and an associated bit line voltage is adjusted based on the count. Different bit line voltages can be used, having a common step size or different steps sizes. As a result, the change in threshold voltage of the storage element within the slow programming mode, with each program pulse can be made uniform, resulting in improved programming accuracy. Latches maintain the count of program pulses experienced by the associated storage element, while in the slow programming mode. The storage element is in a fast programming mode when its threshold voltage is below a lower verify level, and in the slow programming mode when its threshold voltage is between the lower verify level and a higher verify level.Type: ApplicationFiled: December 5, 2014Publication date: April 2, 2015Applicant: SANDISK TECHNOLOGIES INC.Inventors: Deepanshu Dutta, Ken Oowada, Masaaki Higashitani, Man L. Mui
-
Patent number: 8982629Abstract: Techniques are provided for programming and erasing of select gate transistors in connection with the programming or erasing of a set of memory cells. In response to a program command to program memory cells, the select gate transistors are read to determine whether their Vth is below an acceptable range, in which case the select gate transistors are programmed before the memory cells. Or, a decision can be made to program the select gate transistors based on a count of program-erase cycles, whether a specified time period has elapsed and/or a temperature history of the non-volatile storage device. When an erase command is made to erase memory cells, the select gate transistors are read to determine whether their Vth is above an acceptable range. If their Vth is above the acceptable range, the select gate transistors can be erased concurrently with the erasing of the memory cells.Type: GrantFiled: May 23, 2014Date of Patent: March 17, 2015Assignee: SanDisk Technologies Inc.Inventors: Deepanshu Dutta, Yan Li, Masaaki Higashitani, Mohan Dunga
-
Patent number: 8958249Abstract: A set of memory cells can be erased by individually erasing portions of the set in order to normalize the erase behavior of each memory cell and provide more consistent erase rates. An erase voltage pulse can be applied to the set of memory cells with a first group of cells biased for erase and a second group biased to inhibit erase. The erase depth is made shallower as the device is cycled more.Type: GrantFiled: March 3, 2014Date of Patent: February 17, 2015Assignee: SanDisk Technologies Inc.Inventors: Deepanshu Dutta, Chun-Hung Lai, Shih-Chung Lee, Ken Oowada, Masaaki Higashitani
-
Patent number: 8953386Abstract: A program operation for a set of non-volatile storage elements. A count is maintained of a number of program pulses which are applied to an individual storage element in a slow programming mode, and an associated bit line voltage is adjusted based on the count. Different bit line voltages can be used, having a common step size or different steps sizes. As a result, the change in threshold voltage of the storage element within the slow programming mode, with each program pulse can be made uniform, resulting in improved programming accuracy. Latches maintain the count of program pulses experienced by the associated storage element, while in the slow programming mode. The storage element is in a fast programming mode when its threshold voltage is below a lower verify level, and in the slow programming mode when its threshold voltage is between the lower verify level and a higher verify level.Type: GrantFiled: October 25, 2012Date of Patent: February 10, 2015Assignee: SanDisk Technologies Inc.Inventors: Deepanshu Dutta, Ken Oowada, Masaaki Higashitani, Man L. Mui
-
Publication number: 20140369129Abstract: Techniques are provided for programming select gate transistors in connection with the programming of a set of memory cells. In response to a program command to program memory cells, the select gate transistors are read to determine whether their Vth is below an acceptable range, in which case the select gate transistors are programmed before the memory cells. Or, a decision can be made to program the select gate transistors based on a count of program-erase cycles, whether a specified time period has elapsed and/or a temperature history of the non-volatile storage device.Type: ApplicationFiled: September 4, 2014Publication date: December 18, 2014Inventors: Deepanshu Dutta, Yan Li, Masaaki Higashitani, Mohan Dunga
-
Patent number: 8908441Abstract: Memory cells which have read noise are identified during a programming pass and an amount of programming is increased for noisy memory cells compared to non-noisy cells. The read noise is indicated by a decrease in the threshold voltage of a cell when the cell is repeatedly read. In one approach, during the programming pass, a cell enters a temporary lockout state when it passes a first verify test and is subject to one or more additional verify tests. Data is stored to identify the cell as a noisy cell or a non-noisy cell based on the one or more additional verify tests. Or, the cells are subject to the one or more additional verify tests at the end of the programming pass. In a subsequent programming pass, the noisy cell is programmed using a stricter verify condition. Or, the noisy cell is kept in an erased state.Type: GrantFiled: October 15, 2013Date of Patent: December 9, 2014Assignee: SanDisk Technologies Inc.Inventors: Deepanshu Dutta, Ken Oowada, Genki Sano, Masaaki Higashitani
-
Patent number: 8902668Abstract: Memory cells which have read noise are identified during a programming pass and an amount of programming is increased for noisy memory cells compared to non-noisy cells. The read noise is indicated by a decrease in the threshold voltage of a cell when the cell is repeatedly read. During the programming pass, a cell enters a temporary lockout state when it passes a first verify test. In this state, the cell is subject to one or more additional verify tests. If the one or more additional verify tests indicate that the threshold voltage of a cell has decreased, the cell is noisy and is soft programmed before being permanently locked out. In contrast, programming of a non-noisy cell is concluded after the first verify test without further programming.Type: GrantFiled: October 15, 2013Date of Patent: December 2, 2014Assignee: SanDisk Technologies Inc.Inventors: Deepanshu Dutta, Ken Oowada, Genki Sano, Masaaki Higashitani
-
Patent number: 8885404Abstract: A non-volatile storage system includes memory cells with floating gates that comprises three layers separated by two dielectric layers (an upper dielectric layer and lower dielectric layer). The dielectric layers may be an oxide layers, nitride layers, combinations of oxide and nitride, or some other suitable dielectric material. The lower dielectric layer is close to the bottom of the floating gate (near interface between floating gate and tunnel dielectric), while the upper dielectric layer is close to top of the floating gate (near interface between floating gate and inter-gate dielectric).Type: GrantFiled: December 14, 2012Date of Patent: November 11, 2014Assignee: Sandisk Technologies Inc.Inventors: Deepanshu Dutta, Shinji Sato, Masaaki Higashitani, Dengtao Zhao, Sanghyun Lee
-
Patent number: 8885420Abstract: Techniques are disclosed herein for erasing non-volatile storage elements. A sequence of increasing erase voltages may be applied to a substrate. The select line may be floated and many of the word lines may be held at a low voltage (e.g., close to 0V). However, the voltage applied to an edge word may be increased in magnitude relative to a previous voltage applied to the edge word line for at least a portion of the sequence of erase voltages. The edge word line could be the word line that is immediately adjacent to the select line. The increasing voltage applied to the edge word line may prevent or reduce damage to oxides between the select line and edge word line. It may also help to regulate the e-field across a tunnel oxide of memory cells on the edge word line.Type: GrantFiled: January 2, 2013Date of Patent: November 11, 2014Assignee: SanDisk Technologies Inc.Inventors: Ken Oowada, Deepanshu Dutta
-
Patent number: RE45497Abstract: Program disturb is reduced in a non-volatile storage system by programming storage elements on a selected word line WLn in separate groups, according to the state of their WLn?1 neighbor storage element, and applying an optimal pass voltage to WLn?1 for each group. Initially, the states of the storage elements on WLn?1 are read. A program iteration includes multiple program pulses. A first program pulse is applied to WLn while a first pass voltage is applied to WLn?1, a first group of WLn storage elements is selected for programming, and a second group of WLn storage elements is inhibited. Next, a second program pulse is applied to WLn while a second pass voltage is applied to WLn?1, the second first group of WLn storage elements is selected for programming, and the first group of WLn storage elements is inhibited. A group can include one or more data states.Type: GrantFiled: March 31, 2014Date of Patent: April 28, 2015Assignee: SanDisk Technologies Inc.Inventors: Deepanshu Dutta, Henry Chin
-
Patent number: RE45520Abstract: In a programming operation, selected storage elements on a selected word line are programmed while unselected storage elements on the selected word line are inhibited from programming by channel boosting. To provide a sufficient but not excessive level of boosting, the amount of boosting can be set based on a data state of the unselected storage element. A greater amount of boosting can be provided for a lower data state which represents a lower threshold voltage and hence is more vulnerable to program disturb. A common boosting scheme can be used for groups of multiple data states. The amount of boosting can be set by adjusting the timing and magnitude of voltages used for a channel pre-charge operation and for pass voltages which are applied to word lines. In one approach, stepped pass voltages on unselected word lines can be used to adjust boosting for channels with selected data states.Type: GrantFiled: March 31, 2014Date of Patent: May 19, 2015Assignee: SanDisk Technologies Inc.Inventors: Deepanshu Dutta, Jeffrey W Lutze, Grishma Shah
-
Patent number: RE45700Abstract: Methods and non-volatile storage systems are provided for using compensation that depends on the temperature at which the memory cells were programmed. Note that the read level compensation may have a component that is not dependent on the memory cells' Tco. That is, the component is not necessarily based on the temperature dependence of the Vth of the memory cells. The compensation may have a component that is dependent on the difference in width of individual Vth distributions of the different states across different temperatures of program verify. This compensation may be used for both verify and read, although a different amount of compensation may be used during read than during verify.Type: GrantFiled: May 21, 2014Date of Patent: September 29, 2015Assignee: SanDisk Technologies Inc.Inventor: Deepanshu Dutta