Patents by Inventor Duck-Ju Kim
Duck-Ju Kim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7715232Abstract: In a method of determining a flag state of a non-volatile memory device, an arithmetic logic unit of a microcontroller is employed without an additional circuit. The method includes providing n flag state information about n flag cells, resetting an entire flag state information value, sequentially reading first to n flag state information, increasing the entire flag state information value depending on a read result of the first to n flag state information, and determining a flag state by comparing the entire flag state information value and a critical value.Type: GrantFiled: June 12, 2008Date of Patent: May 11, 2010Assignee: Hynix Semiconductor Inc.Inventors: Byung Ryul Kim, Duck Ju Kim, You Sung Kim, Sam Kyu Won
-
Patent number: 7697341Abstract: A method of testing a non-volatile memory device on a wafer is disclosed. The method includes performing an erase operation and a first verify operation about every memory cell in the non-volatile memory device, storing data of a first latch in a page buffer for storing result in accordance with the first verify operation in a second latch, and setting the data of the first latch to data indicating pass of the verifying, and performing a soft program and a second verify operation about every memory cell.Type: GrantFiled: June 11, 2008Date of Patent: April 13, 2010Assignee: Hynix Semiconductor Inc.Inventors: Jae Won Cha, Duck Ju Kim
-
Patent number: 7684253Abstract: A flash memory device has a precharging section for precharging adequately in advance internal data lines included in an Y-decoder section whenever a process of inputting data into page buffer is performed, error in a second process of inputting data may be reduced by preventing the maintenance of data loaded to data lines in a first process of inputting data prior to the second process.Type: GrantFiled: December 28, 2006Date of Patent: March 23, 2010Assignee: Hynix Semiconductor Inc.Inventor: Duck Ju Kim
-
Patent number: 7660160Abstract: A method of performing a read operation in a flash memory device is disclosed. The flash memory has a memory cell array including at least one block, the block having a plurality of pages. The method comprises receiving a read command to read data from a selected page in the block; determining whether or not the block has any page that has not been programmed; performing a dummy data program operation on at least one page that is determined not to have been programmed; and executing the read command to read the data of the selected page after the dummy data program operation is completed.Type: GrantFiled: December 20, 2007Date of Patent: February 9, 2010Assignee: Hynix Semiconductor Inc.Inventors: You Sung Kim, Duck Ju Kim
-
Publication number: 20090290431Abstract: A nonvolatile memory device includes a page buffer circuit. The page buffer circuit includes a memory cell area, a first bit line select unit, and a second bit line select unit. A plurality of memory cells of the memory cell area is connected by bit lines and word lines. The first bit line select unit i s connected to one or more bit lines of the memory cell area and is configured to precharge or discharge a selected bit line in response to a control signal. The second bit line select unit is connected to the same bit line as the first bit line select unit and is configured to precharge or discharge the selected bit line simultaneously with the first bit line select unit.Type: ApplicationFiled: June 28, 2008Publication date: November 26, 2009Applicant: Hynix Semiconductor Inc.Inventors: Se Chun Park, Duck Ju Kim, Chang Won Yang
-
Publication number: 20090290422Abstract: A method of operating a nonvolatile memory device includes floating a drain select line, a source select line, a well, and a common source line of the nonvolatile memory device; precharging a program-inhibited bit line; and performing a program operation by applying a program voltage to a selected word line. The select lines and the well are floated to prevent the influence of a voltage applied to a bit line. Accordingly, degradation of the nonvolatile memory device can be prevented.Type: ApplicationFiled: June 28, 2008Publication date: November 26, 2009Applicant: Hynix Semiconductor Inc.Inventors: Jae Won Cha, Duck Ju Kim
-
Publication number: 20090231927Abstract: A method of testing a non-volatile memory device on a wafer is disclosed. The method includes performing an erase operation and a first verify operation about every memory cell in the non-volatile memory device, storing data of a first latch in a page buffer for storing result in accordance with the first verify operation in a second latch, and setting the data of the first latch to data indicating pass of the verifying, and performing a soft program and a second verify operation about every memory cell.Type: ApplicationFiled: June 11, 2008Publication date: September 17, 2009Applicant: Hynix Semiconductor Inc.Inventors: Jae Won CHA, Duck Ju Kim
-
Publication number: 20090225611Abstract: A method includes performing test bit setting; programming a first page using data set by the test bit setting, and storing a fail status bit in a page buffer, which is connected to a first bit line having a fail status, based on a verification result of the test program; performing a test program and verification on a second page based on a test program and fail status bit storage result of a preceding page, and storing a fail status bit in the page buffer, which is connected to a second bit line having a fail status, based on a verification result of the test program and verification; and after a test program, verification, and fail status bit setting with respect to the entire pages of a memory block are completed, outputting data of the page buffer.Type: ApplicationFiled: March 9, 2009Publication date: September 10, 2009Inventors: Jae Won CHA, Duck Ju Kim
-
Publication number: 20090180329Abstract: According to an aspect of a program method of a nonvolatile memory device, a first program operation for programming a first data stored in a first latch may be performed and a cache program signal may be input for inputting a second data to be programmed subsequently. When the cache program signal is input, a determination is made as to whether a first program verify operation is being performed, and if so, the verify operation is stopped, the second data is input, and the first program verify operation is restarted.Type: ApplicationFiled: December 31, 2008Publication date: July 16, 2009Applicant: HYNIX SEMICONDUCTOR, INC.Inventors: Byung Ryul KIM, Jun Seop Chung, Duck Ju Kim
-
Publication number: 20090160543Abstract: A noise protector includes a first noise control block for NORing an input signal and a first trimmed input signal and providing an output; a second noise control block for NANDing the input signal and a second trimmed input signal and providing an output; and an output signal generation block for outputting an output signal removed of noise in response to the outputs of the first noise control block and the second noise control block.Type: ApplicationFiled: May 8, 2008Publication date: June 25, 2009Applicant: Hynix Semiconductor Inc.Inventors: Byoung Sung You, Duck Ju Kim
-
Publication number: 20090161425Abstract: In a method of determining a flag state of a non-volatile memory device, an arithmetic logic unit of a microcontroller is employed without an additional circuit. The method includes providing n flag state information about n flag cells, resetting an entire flag state information value, sequentially reading first to n flag state information, increasing the entire flag state information value depending on a read result of the first to n flag state information, and determining a flag state by comparing the entire flag state information value and a critical value.Type: ApplicationFiled: June 12, 2008Publication date: June 25, 2009Applicant: Hynix Semiconductor Inc.Inventors: Byung Ryul KIM, Duck Ju Kim, You Sung Kim, Sam Kyu Won
-
Publication number: 20090122615Abstract: Program voltages of a non-volatile memory device are controlled variably according to a program/erase operation count. The non-volatile memory device includes a program voltage supply unit for applying a program voltage to a memory cell, a program/erase count storage unit for storing a total program/erase operation count of the non-volatile memory device, a program start voltage storage unit for storing levels of program start voltages to be differently supplied according to the program/erase operation count, and a program voltage controller for controlling the program start voltage according to the program/erase operation count.Type: ApplicationFiled: March 14, 2008Publication date: May 14, 2009Applicant: Hynix Semiconductor Inc.Inventors: Chae Kyu Jang, Joong Seob Yang, Duck Ju Kim, Jong Hyun Wang, Seong Hun Park
-
Patent number: 7518945Abstract: A page buffer circuit of a flash memory device includes a plurality of page buffers connected to a predetermined number of bit lines, respectively, and also connected to a Y-gate circuit, the page buffers perform a read operation or a program operation at the same time in response to bit line control signals, bit line select signals and control signals. Each of page buffers included in a page buffer circuit selectively gains access to one of memory cells connected to a predetermined number of bit lines, respectively. As a result, coupling capacitance component between sensing nodes can be reduced and the overall chip size can be reduced.Type: GrantFiled: December 2, 2005Date of Patent: April 14, 2009Assignee: Hynix Semiconductor Inc.Inventor: Duck Ju Kim
-
Patent number: 7515476Abstract: A non-volatile memory device includes an even bit line and an odd bit line, a first register, a second register, a first precharge unit, a second precharge unit and a bit line select unit. The even bit line and the odd bit line are connected to a memory cell array. The first register is connected to the even bit line and configured to store specific data. The second register is connected to the odd bit line and configured to store specific data. The first precharge unit precharges an even sense node, formed at a node of the even bit line and the first register, with a high level or supplies supplementary current to the even sense node. The second precharge unit precharges an odd sense node, formed at a node of the odd bit line and the second register, with a high level or supplies supplementary current to the odd sense node. The bit line select unit connects the even bit line and the even sense node and connects the odd bit line and the odd sense node.Type: GrantFiled: May 19, 2007Date of Patent: April 7, 2009Assignee: Hynix Semiconductor Inc.Inventors: Seong Hun Park, Duck Ju Kim, Chang Won Yang
-
Publication number: 20090027966Abstract: A bad block address of a flash memory device is stored through a fuse circuit and then compared with an input address in order to disable bad blocks. The flash memory device includes a bad block information unit for storing an address of a bad block, a comparator for comparing an input address including a memory block address and the address of the bad block stored in the bad block information unit, and for outputting a first control signal according to the comparison result, and an address counter for outputting a second control signal to enable or disable a memory block corresponding to the memory block address in response to the first control signal.Type: ApplicationFiled: May 12, 2008Publication date: January 29, 2009Applicant: Hynix Semiconductor Inc.Inventors: You Sung KIM, Duck Ju Kim
-
Patent number: 7477550Abstract: A non-volatile memory device includes a memory cell array, a page buffer, a cell characteristic detecting circuit, an X decoder and a Y decoder. The memory cell array has memory cells coupled to bit lines and word lines. The page buffer programs data to a selected memory cell or read data from the selected memory cell. The cell characteristic detecting circuit is coupled to a sensing node of the page buffer, and outputs a controlling signal in accordance with a distribution state of the memory cell using a read voltage and a program voltage about the selected memory cell. The X decoder selects a word line of the memory cell array in accordance with an inputted address. The Y decoder provides a path for inputting/outputting data in the selected memory cell. Here, the selected memory cell is programmed by using the program voltage corresponding to a program verifying voltage in accordance with the controlling signal outputted from the cell characteristic verifying circuit.Type: GrantFiled: May 19, 2007Date of Patent: January 13, 2009Assignee: Hynix Semiconductor Inc.Inventors: Ji Hye Son, Jun Seop Jung, Duck Ju Kim
-
Publication number: 20080205138Abstract: A memory device has memory cells that are Multi-Level Cells (MLCs). A memory cell array includes a plurality of cell strings, each string provided between a bit line and a common source line, wherein a positive voltage is applied to the common source line at the time of program verification. A page buffer is configured to program the MLCs, read memory cells, and perform program verification. This program verification is performed by sequentially increasing a voltage level of a bit line select signal until the bit line select signal reaches to a voltage that is sufficient to verify a programmed state of a selected cell in the memory cell array.Type: ApplicationFiled: December 28, 2007Publication date: August 28, 2008Applicant: Hynix Semiconductor Inc.Inventors: Jong Hyun Wang, Duck Ju Kim, Seong Hun Park, Chang Won Yang
-
Publication number: 20080205149Abstract: A method of programming a non-volatile memory device enables a pump in response to a first program confirm command. The pump generates a voltage. An initial page of a memory block is programmed. Subsequent intermediate pages of the memory block are programmed in response to a second program confirm command while the pump remains enabled. A final page of the memory block is programmed in response to a third program confirm command. The pump is then disabled after the final page is programmed.Type: ApplicationFiled: June 29, 2007Publication date: August 28, 2008Applicant: Hynix Semiconductor Inc.Inventors: Duck Ju KIM, Jong Hyun Wang
-
Publication number: 20080175059Abstract: A method of performing a read operation in a flash memory device is disclosed. The flash memory has a memory cell array including at least one block, the block having a plurality of pages. The method comprises receiving a read command to read data from a selected page in the block; determining whether or not the block has any page that has not been programmed; performing a dummy data program operation on at least one page that is determined not to have been programmed; and executing the read command to read the data of the selected page after the dummy data program operation is completed.Type: ApplicationFiled: December 20, 2007Publication date: July 24, 2008Applicant: Hynix Semiconductor Inc.Inventors: You Sung Kim, Duck Ju Kim
-
Publication number: 20080175063Abstract: A non-volatile memory device includes a memory cell array, a page buffer, a cell characteristic detecting circuit, an X decoder and a Y decoder. The memory cell array has memory cells coupled to bit lines and word lines. The page buffer programs data to a selected memory cell or read data from the selected memory cell. The cell characteristic detecting circuit is coupled to a sensing node of the page buffer, and outputs a controlling signal in accordance with a distribution state of the memory cell using a read voltage and a program voltage about the selected memory cell. The X decoder selects a word line of the memory cell array in accordance with an inputted address. The Y decoder provides a path for inputting/outputting data in the selected memory cell. Here, the selected memory cell is programmed by using the program voltage corresponding to a program verifying voltage in accordance with the controlling signal outputted from the cell characteristic verifying circuit.Type: ApplicationFiled: May 19, 2007Publication date: July 24, 2008Applicant: Hynix Semiconductor Inc.Inventors: Ji Hye SON, Jun Seop JUNG, Duck Ju KIM