Patents by Inventor Edward Joseph Nowak
Edward Joseph Nowak has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080203448Abstract: A structure and a method of making the structure. The structure includes a field effect transistor including: a first and a second source/drain formed in a silicon substrate, the first and second source/drains spaced apart and separated by a channel region in the substrate; a gate dielectric on a top surface of the substrate over the channel region; and an electrically conductive gate on a top surface of the gate dielectric; and a dielectric pillar of a first dielectric material over the gate; and a dielectric layer of a second dielectric material over the first and second source/drains, sidewalls of the dielectric pillar in direct physical contact with the dielectric layer, the dielectric pillar having no internal stress or an internal stress different from an internal stress of the dielectric layer.Type: ApplicationFiled: February 28, 2007Publication date: August 28, 2008Inventors: Brent Alan Anderson, Edward Joseph Nowak
-
Publication number: 20080169833Abstract: An anti-counterfeiting circuit that is incorporated into an authentic integrated circuit (IC) design, which induces a random failure in a counterfeited IC when the counterfeit IC is manufactured from a reverse-engineered authentic IC. The anti-counterfeiting circuit uses two signals of differing frequencies, which activate a disrupt signal when the two signals meet a predetermined failure criteria, for example, equivalent rising edges. The disrupt signal causes a signal gate or similar element within the counterfeited IC to fail, disrupt, or in some way change a designed behavior of the IC. The disrupt signal may be reset so that the failure will occur again when predetermined failure criteria are met. The authentic IC functions according to design because at least one of the elements in the anti-counterfeit circuit is a camouflage circuit, thus, in an authentic IC the anti-counterfeit circuit is not operatively coupled.Type: ApplicationFiled: January 11, 2007Publication date: July 17, 2008Inventors: Brent Alan Anderson, Edward Joseph Nowak
-
Patent number: 7399664Abstract: A structure and a method for forming the same. The structure includes (a) a substrate, (b) a semiconductor fin region on top of the substrate, (c) a gate dielectric region on side walls of the semiconductor fin region, and (d) a gate electrode region on top and on side walls of the semiconductor fin region. The gate dielectric region (i) is sandwiched between and (ii) electrically insulates the gate electrode region and the semiconductor fin region. The structure further includes a first spacer region on a first side wall of the gate electrode region. A first side wall of the semiconductor fin region is exposed to a surrounding ambient. A top surface of the first spacer region is coplanar with a top surface of the gate electrode region.Type: GrantFiled: February 28, 2007Date of Patent: July 15, 2008Assignee: International Business Machines CorporationInventors: Brent Alan Anderson, Edward Joseph Nowak, Kathryn Turner Schonenberg
-
Publication number: 20080157188Abstract: A field effect transistor and a method of fabricating the field effect transistor. The field effect transistor includes: a silicon body, a perimeter of the silicon body abutting a dielectric isolation; a source and a drain formed in the body and on opposite sides of a channel formed in the body; and a gate dielectric layer between the body and an electrically conductive gate electrode, a bottom surface of the gate dielectric layer in direct physical contact with a top surface of the body and a bottom surface the gate electrode in direct physical contact with a top surface of the gate dielectric layer, the gate electrode having a first region having a first thickness and a second region having a second thickness, the first region extending along the top surface of the gate dielectric layer over the channel region, the second thickness greater than the first thickness.Type: ApplicationFiled: February 26, 2008Publication date: July 3, 2008Inventors: Brent Alan Anderson, Andres Bryant, William F. Clark, Edward Joseph Nowak
-
Patent number: 7393703Abstract: A method of reducing parametric variation in an integrated circuit (IC) chip and an IC chip with reduced parametric variation. The method includes: on a first wafer having a first arrangement of chips, each IC chip divided into a second arrangement of regions, measuring a test device parameter of test devices distributed in different regions; and on a second wafer having the first arrangement of IC chips and the second arrangement of regions, adjusting a functional device parameter of identically designed field effect transistors within one or more regions of all IC chips of the second wafer based on a values of the test device parameter measured on test devices in regions of the IC chip of the first wafer by a non-uniform adjustment of physical or metallurgical polysilicon gate widths of the identically designed field effect transistors from region to region within each IC chip.Type: GrantFiled: May 10, 2006Date of Patent: July 1, 2008Assignee: International Business Machines CorporationInventors: Brent Alan Anderson, Shahid Ahmad Butt, Allen H. Gabor, Patrick Edward Lindo, Edward Joseph Nowak, Jed Hickory Rankin
-
Publication number: 20080142806Abstract: A semiconductor device. The device including: a planar FET formed in a single crystal-silicon substrate, the FET comprising a first channel region, first and second source drains on opposite sides of the first channel region and a gate, the gate over the channel region and electrically isolated from the channel region by a first gate dielectric layer; and a FinFET formed in single crystal silicon block on top of and electrically isolated from the substrate, the FinFET comprising a second channel region, third and fourth source drains on opposite first and second ends of a second channel region and the gate, the gate electrically isolated from the second channel region by a second gate dielectric layer.Type: ApplicationFiled: December 14, 2006Publication date: June 19, 2008Inventors: Brent Alan Anderson, Andres Bryant, William F. Clark, Edward Joseph Nowak
-
Patent number: 7374980Abstract: A field effect transistor and a method of fabricating the field effect transistor. The field effect transistor includes: a silicon body, a perimeter of the silicon body abutting a dielectric isolation; a source and a drain formed in the body and on opposite sides of a channel formed in the body; and a gate dielectric layer between the body and an electrically conductive gate electrode, a bottom surface of the gate dielectric layer in direct physical contact with a top surface of the body and a bottom surface the gate electrode in direct physical contact with a top surface of the gate dielectric layer, the gate electrode having a first region having a first thickness and a second region having a second thickness, the first region extending along the top surface of the gate dielectric layer over the channel region, the second thickness greater than the first thickness.Type: GrantFiled: October 13, 2006Date of Patent: May 20, 2008Assignee: International Business Machines CorporationInventors: Brent Alan Anderson, Andres Bryant, William F. Clark, Jr., Edward Joseph Nowak
-
Publication number: 20080090367Abstract: A field effect transistor and a method of fabricating the field effect transistor. The field effect transistor includes: a silicon body, a perimeter of the silicon body abutting a dielectric isolation; a source and a drain formed in the body and on opposite sides of a channel formed in the body; and a gate dielectric layer between the body and an electrically conductive gate electrode, a bottom surface of the gate dielectric layer in direct physical contact with a top surface of the body and a bottom surface the gate electrode in direct physical contact with a top surface of the gate dielectric layer, the gate electrode having a first region having a first thickness and a second region having a second thickness, the first region extending along the top surface of the gate dielectric layer over the channel region, the second thickness greater than the first thickness.Type: ApplicationFiled: October 13, 2006Publication date: April 17, 2008Inventors: Brent Alan Anderson, Andres Bryant, William F. Clark, Edward Joseph Nowak
-
Publication number: 20080085456Abstract: A mask, a method for creating a mask, and a method for irradiating a substrate through use of the mask. Creating the mask establishes the mask by designing the mask, forming the mask, or both designing and forming the mask. Creating the mask includes receiving a specified target transmittance (TS) of the substrate with respect to radiation propagated from a radiation source and transmitted through the mask with spatial selectivity in accordance with a spatially varying transmissivity (TM) of the mask with respect to the radiation. The mask is disposed between the radiation source and the substrate. The mask includes transparent portions and reflective portions distributed within the transparent portions. The first radiation after having passed through the mask is transmitted into the substrate in accordance with a spatially varying reflectance (R) of the substrate such that TM*(1?R) is about equal to TS.Type: ApplicationFiled: October 5, 2006Publication date: April 10, 2008Inventors: Brent Alan Anderson, Edward Joseph Nowak
-
Publication number: 20080070422Abstract: A method for configuring J electromagnetic radiation sources (J?2) to serially irradiate a substrate. Each source has a different function of wavelength and angular distribution of emitted radiation. The substrate includes a base layer and I stacks (I?2; J?I) thereon. Pj denotes a same source-specific normally incident energy flux on each stack from source j. In each of I independent exposure steps, the I stacks are concurrently exposed to radiation from the J sources. Vi and Si respectively denote an actual and target energy flux transmitted into the substrate via stack i in exposure step i (i=1, . . . , I). t(i) and Pt(i) are computed such that: Vi is maximal through deployment of source t(i) as compared with deployment of any other source for i=1, . . . , I; and an error E being a function of |V1?S1|, |V2?S2|, . . . , |VI?SI| is about minimized with respect to Pi (i=1, . . . , I).Type: ApplicationFiled: June 29, 2006Publication date: March 20, 2008Inventors: Brent Alan Anderson, Edward Joseph Nowak
-
Patent number: 7323374Abstract: A method, structure and alignment procedure, for forming a finFET. The method including, defining a first fin of the finFET with a first mask and defining a second fin of the finFET with a second mask. The structure including integral first and second fins of single-crystal semiconductor material and longitudinal axes of the first and second fins aligned in the same crystal direction but offset from each other. The alignment procedure including simultaneously aligning alignment marks on a gate mask to alignment targets formed separately by a first masked used to define the first fin and a second mask used to define the second fin.Type: GrantFiled: September 19, 2005Date of Patent: January 29, 2008Assignee: International Business Machines CorporationInventors: Jochen Beintner, Thomas Ludwig, Edward Joseph Nowak
-
Publication number: 20080000414Abstract: A method for configuring J electromagnetic radiation sources (J?2) to simultaneously irradiate a substrate. Each source has a different function of wavelength and angular distribution of emitted radiation. The substrate includes a base layer and I stacks (I?2) thereon. Pj denotes a same source-specific normally incident energy flux on each stack from source j. For simultaneous exposure of the I stacks to radiation from the J sources, Pj is computed such that an error E being a function of |W1?S1|, |W2?S2 , . . . , |W1?S1| is about minimized with respect to Pj=1, . . . , J). Wi and Si respectively denote an actual and target energy flux transmitted into the substrate via stack i (i=1, . . . , I). The stacks are exposed to the radiation from the sources characterized by the computed Pj=1, . . . , J).Type: ApplicationFiled: June 29, 2006Publication date: January 3, 2008Inventors: Brent Allan Anderson, Edward Joseph Nowak
-
Patent number: 7282423Abstract: An FET has a T-shaped gate. The FET has a halo diffusion self-aligned to the bottom portion of the T and an extension diffusion self aligned to the top portion. The halo is thereby separated from the extension implant, and this provides significant advantages. The top and bottom portions of the T-shaped gate can be formed of layers of two different materials, such as germanium and silicon. The two layers are patterned together. Then exposed edges of the bottom layer are selectively chemically reacted and the reaction products are etched away to provide the notch. In another embodiment, the gate is formed of a single gate conductor. A metal is conformally deposited along sidewalls, recess etched to expose a top portion of the sidewalls, and heated to form silicide along bottom portions. The silicide is etched to provide the notch.Type: GrantFiled: December 7, 2004Date of Patent: October 16, 2007Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark Charles Hakey, Steven John Holmes, David Vaclav Horak, Edward Joseph Nowak
-
Patent number: 6891235Abstract: An FET has a T-shaped gate. The FET has a halo diffusion self-aligned to the bottom portion of the T and an extension diffusion self aligned to the top portion. The halo is thereby separated from the extension implant, and this provides significant advantages. The top and bottom portions of the T-shaped gate can be formed of layers of two different materials, such as germanium and silicon. The two layers are patterned together. Then exposed edges of the bottom layer are selectively chemically reacted and the reaction products are etched away to provide the notch. In another embodiment, the gate is formed of a single gate conductor. A metal is conformally deposited along sidewalls, recess etched to expose a top portion of the sidewalls, and heated to form silicide along bottom portions. The silicide is etched to provide the notch.Type: GrantFiled: November 15, 2000Date of Patent: May 10, 2005Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark Charles Hakey, Steven John Holmes, David Vaclav Horak, Edward Joseph Nowak
-
Patent number: 6605981Abstract: An apparatus for biasing ultra-low voltage logic circuits is disclosed. An integrated circuit device includes multiple transistors and a global body bias circuit. The global body bias circuit includes a first transistor and second transistors connected in series between a power supply and a second power supply or ground. The gate and source of the first transistor are connected to the first power supply. The gate and source of the second transistor are connected to the second power supply. The drains and bodies of the first and second transistors are connected together to form an output connected to the bodies of the other transistors within the integrated circuit device.Type: GrantFiled: April 26, 2001Date of Patent: August 12, 2003Assignee: International Business Machines CorporationInventors: Andres Bryant, Peter Edwin Cottrell, John Joseph Ellis-Monaghan, Mark B. Ketchen, Edward Joseph Nowak
-
Patent number: 6512269Abstract: A semiconductor device including an SOI substrate; a plurality of diffusion regions in substrate, separated by, and abutting a plurality of body regions in said substrate, a first one of the body regions and its abutting diffusion regions having a first width and successive ones of the body regions and their abutting diffusion regions having successively smaller widths; and a plurality of gates each over one of the plurality of body regions and separated from the body regions by a dielectric material, said plurality of gates connected to a common voltage terminal.Type: GrantFiled: September 7, 2000Date of Patent: January 28, 2003Assignee: International Business Machines CorporationInventors: Andres Bryant, Edward Joseph Nowak, Minh Ho Tong
-
Patent number: 6509725Abstract: A system and method for achieving self-regulated voltage division among multiple serially stacked voltage planes. The system of the present invention is incorporated within a source voltage plane having a source supply node for supplying current and a source ground node for sinking current supplied therefrom. An intermediate voltage supply node is coupled between the source supply voltage node and the source ground node for dividing the source voltage plane into a plurality of intermediate voltage planes. The self-regulated voltage divider of the present invention includes a first capacitor and a second capacitor that are each controllably coupled between either the source supply voltage node and the intermediate voltage supply node, or between the intermediate voltage supply node and the source ground node, such that a voltage level balance is achieved among the intermediate voltage planes.Type: GrantFiled: November 9, 2001Date of Patent: January 21, 2003Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Peter Edwin Cottrell, Roger Paul Gregor, Stephen V. Kosonocky, Edward Joseph Nowak
-
Publication number: 20020171468Abstract: An apparatus for biasing ultra-low voltage logic circuits is disclosed. An integrated circuit device includes multiple transistors and a global body bias circuit. The global body bias circuit includes a first transistor and second transistors connected in series between a power supply and a second power supply or ground. The gate and source of the first transistor are connected to the first power supply. The gate and source of the second transistor are connected to the second power supply. The drains and bodies of the first and second transistors are connected together to form an output connected to the bodies of the other transistors within the integrated circuit device.Type: ApplicationFiled: April 26, 2001Publication date: November 21, 2002Applicant: International Business Machines CorporationInventors: Andres Bryant, Peter Edwin Cottrell, John Joseph Ellis-Monaghan, Mark B. Ketchen, Edward Joseph Nowak
-
Patent number: 6459106Abstract: Described is a dynamic threshold field effect transistor (DTFET) that includes a gate-to-body contact structure within the gate. By forming the gate-to-body contact structure that can reduce the gate-to-body contact resistance and increase the device packing density, the DTFET can be used in silicon on insulator (SOI) technologies and take full advantages of the DT-CMOS performance benefit.Type: GrantFiled: January 3, 2001Date of Patent: October 1, 2002Assignee: International Business Machines CorporationInventors: Andres A. Bryant, Edward Joseph Nowak, Minh Ho Tong
-
Publication number: 20020115240Abstract: The present invention provides various methods for forming a ground-plane SOI device which comprises at least a field effect transistor formed on a top Si-containing surface of a silicon-on-insulator (SOI) wafer; and an oxide region present beneath the field effect transistor, located in an area between source and drain regions which are formed in said SOI wafer, said oxide region is butted against shallow extensions formed in said SOI wafer, and is laterally adjacent to said source and drain regions.Type: ApplicationFiled: February 20, 2001Publication date: August 22, 2002Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Fariborz Assaderaghi, Tze-Chiang Chen, K. Paul Muller, Edward Joseph Nowak, Devendra Kumar Sadana, Ghavam G. Shahidi