Patents by Inventor Eric J. Stave
Eric J. Stave has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20210035617Abstract: Systems, apparatuses, and methods for operating a memory device or devices are described. A memory device or module may introduce latency in commands to coordinate operations at the device or to improve timing or power consumption at the device. For example, a host may issue a command to a memory module, and a component or feature of the memory module may receive the command and modify the command or the timing of its execution in manner that is invisible or non-disruptive to the host while facilitating operations at the memory module. In some examples, components or features of a memory module may be disabled to effect or introduce latency in operation without affecting timing or operation of a host device. A memory module may operate in different modes that allow for different latencies; the use or introduction of latencies may not affect other features or operability of the memory module.Type: ApplicationFiled: August 2, 2019Publication date: February 4, 2021Inventors: Eric J. Stave, George E. Pax, Yogesh Sharma, Gregory A. King, Chan H. Yoo, Randon K. Richards, Timothy M. Hollis
-
Publication number: 20200201807Abstract: An apparatus is provided, comprising a plurality of memory devices and a buffering device that permits memory devices with a variety of physical dimensions and memory formats to be used in an industry-standard memory module format. The buffering device includes memory interface circuitry and at least one first-in first-out (FIFO) or multiplexer circuit. The apparatus further comprises a parallel bus connecting the buffering device to the plurality of memory devices. The parallel bus includes a plurality of independent control lines, each coupling the memory interface circuitry to a corresponding subset of a plurality of first subsets of the plurality of memory devices. The parallel bus further includes a plurality of independent data channels, each coupling the at least one FIFO circuit or multiplexer circuit to a corresponding subset of a plurality of second subsets of the plurality of memory devices.Type: ApplicationFiled: December 19, 2019Publication date: June 25, 2020Inventors: Thomas H. Kinsley, George E. Pax, Timothy M. Hollis, Yogesh Sharma, Randon K. Richards, Chan H. Yoo, Gregory A. King, Eric J. Stave
-
Publication number: 20190371379Abstract: Methods, systems, and apparatuses related to memory operation with on-die termination (ODT) are provided. A memory device may be configured to provide ODT at a first portion (e.g., rank) during multiple communications at a second portion (e.g., rank). For example, a memory device may receive a first command instructing a first portion to perform a first communication and instructing a second portion to enter an ODT mode. The device may perform, with the first portion, the first communication with a host while the second portion is in the ODT mode. The device may receive a second command instructing the first portion to perform a second communication, and the device may perform, with the first portion, the second communication while the second portion remains in the ODT mode. The second portion may persist in the ODT mode for an indicated number of communications, or until instructed to exit the ODT mode.Type: ApplicationFiled: August 13, 2019Publication date: December 5, 2019Inventors: Gary Howe, Eric J. Stave, Thomas H. Kinsley, Matthew A. Prather
-
Patent number: 10424356Abstract: Methods, systems, and apparatuses related to memory operation with on-die termination (ODT) are provided. A memory device may be configured to provide ODT at a first portion (e.g., rank) during multiple communications at a second portion (e.g., rank). For example, a memory device may receive a first command instructing a first portion to perform a first communication and instructing a second portion to enter an ODT mode. The device may perform, with the first portion, the first communication with a host while the second portion is in the ODT mode. The device may receive a second command instructing the first portion to perform a second communication, and the device may perform, with the first portion, the second communication while the second portion remains in the ODT mode. The second portion may persist in the ODT mode for an indicated number of communications, or until instructed to exit the ODT mode.Type: GrantFiled: July 27, 2018Date of Patent: September 24, 2019Assignee: Micron Technology, Inc.Inventors: Gary Howe, Eric J. Stave, Thomas H. Kinsley, Matthew A. Prather
-
Publication number: 20190155544Abstract: Methods, systems, and apparatuses related to memory operation with on-die termination (ODT) are provided. A memory device may be configured to provide ODT at a first portion (e.g., rank) during communications at a second portion (e.g., rank). For example, a memory device may receive a first command instructing a first portion to perform a first communication. The device may transmit, from the first portion, a signal instructing a second portion to enter an ODT mode. The device may perform, with the first portion, the first communication with a host while the second portion is in the ODT mode. The signal may be provided at an ODT I/O terminal of the first portion coupled to an ODT I/O terminal of the second portion.Type: ApplicationFiled: June 21, 2018Publication date: May 23, 2019Inventors: Eric J. Stave, Thomas H. Kinsley, Matthew A. Prather
-
Publication number: 20190156871Abstract: Methods, systems, and apparatuses related to memory operation with on-die termination (ODT) are provided. A memory device may be configured to provide ODT at a first portion (e.g., rank) during multiple communications at a second portion (e.g., rank). For example, a memory device may receive a first command instructing a first portion to perform a first communication and instructing a second portion to enter an ODT mode. The device may perform, with the first portion, the first communication with a host while the second portion is in the ODT mode. The device may receive a second command instructing the first portion to perform a second communication, and the device may perform, with the first portion, the second communication while the second portion remains in the ODT mode. The second portion may persist in the ODT mode for an indicated number of communications, or until instructed to exit the ODT mode.Type: ApplicationFiled: July 27, 2018Publication date: May 23, 2019Inventors: Gary Howe, Eric J. Stave, Thomas H. Kinsley, Matthew A. Prather
-
Patent number: 9122570Abstract: A memory structure that can perform characterization of output data paths without accessing the main memory array includes: a plurality of output data paths; a plurality of registers coupled to the output data paths. The registers include: at least a first pattern register and a second pattern register, for respectively storing a first data pattern and a second data pattern; and at least a first mapping register, for storing a plurality of binary values, wherein each binary value indicates whether the first data pattern or the second data pattern should be mapped to a corresponding output data path.Type: GrantFiled: September 3, 2013Date of Patent: September 1, 2015Assignee: NANYA TECHNOLOGY CORP.Inventors: Timothy M. Hollis, Jeffrey P Wright, Kang-Yong Kim, Eric J. Stave
-
Publication number: 20150067197Abstract: A memory structure that can perform characterization of output data paths without accessing the main memory array includes: a plurality of output data paths; a plurality of registers coupled to the output data paths. The registers include: at least a first pattern register and a second pattern register, for respectively storing a first data pattern and a second data pattern; and at least a first mapping register, for storing a plurality of binary values, wherein each binary value indicates whether the first data pattern or the second data pattern should be mapped to a corresponding output data path.Type: ApplicationFiled: September 3, 2013Publication date: March 5, 2015Applicant: NANYA TECHNOLOGY CORP.Inventors: Timothy M. Hollis, Jeffrey P. Wright, Kang-Yong Kim, Eric J. Stave
-
Patent number: 7664999Abstract: A system and method to operate an electronic device, such as a memory chip, in a test mode using the device's built-in ODT (on die termination) circuit is disclosed. One or more test mode related signals, which include on-die signals and other relevant information, may be transferred from the integrated circuit of the electronic device to an external processor using the device's ODT circuit instead of the output data signal driver circuit. Therefore, no capacitive loading of output drivers occurs during test mode operations. Thus the speed of the output data path (i.e., the circuit path propagating non-test mode related signals from the electronic device to other external units in the system) is not affected by test mode operations, allowing a system designer to increase the speed of the data output path as much as desired. Further, deterioration in the quality of signals output from the output drivers is also avoided.Type: GrantFiled: July 13, 2006Date of Patent: February 16, 2010Assignee: Micron Technology, Inc.Inventor: Eric J. Stave
-
Patent number: 7574634Abstract: A system and method to operate an electronic device, such as a memory chip, in a test mode using the device's built-in ODT (on die termination) circuit is disclosed. One or more test mode related signals, which include on-die signals and other relevant information, may be transferred from the integrated circuit of the electronic device to an external processor using the device's ODT circuit instead of the output data signal driver circuit. Therefore, no capacitive loading of output drivers occurs during test mode operations. Thus the speed of the output data path (i.e., the circuit path propagating non-test mode related signals from the electronic device to other external units in the system) is not affected by test mode operations, allowing a system designer to increase the speed of the data output path as much as desired. Further, deterioration in the quality of signals output from the output drivers is also avoided.Type: GrantFiled: June 21, 2004Date of Patent: August 11, 2009Assignee: Micron Technology, Inc.Inventor: Eric J. Stave
-
Patent number: 6788126Abstract: A transition delay circuit having an input terminal and an output terminal is disclosed. According to one embodiment, the transition delay circuit also includes a first MOS capacitor, a second MOS capacitor, and a delay circuit. The first MOS capacitor includes a first terminal connected to the input terminal of the transition delay circuit and a second terminal that is connected to the output terminal of the transition delay circuit. The second MOS capacitor includes a first terminal connected to the input terminal of the transition delay circuit and a second terminal that is connected to the output terminal of the transition delay circuit. The second MOS capacitor has a different polarity than the first MOS capacitor. The delay circuit includes a first terminal connected to the input terminal of the transition delay circuit and a second terminal that is connected to the output terminal of the transition delay circuit.Type: GrantFiled: December 11, 2002Date of Patent: September 7, 2004Assignee: Micron Technology, Inc.Inventor: Eric J. Stave
-
Patent number: 6707136Abstract: A multilayer lead frame for decoupling a power supply to a semiconductor die includes overlaying first and second lead frame bodies having an insulator disposed therebetween and at least one main lead finger extending from each body. The bodies act as a capacitor to decouple the power supply to the die. One of the bodies and respective finger provides one of power supply and ground connections for wire bonding with the die, and the other of the bodies provides the other of power supply and ground connections for wire bonding with the die. The first body includes a die paddle for supporting the die, and the second body includes a plate for overlaying the paddle with the insulator disposed between the paddle and plate, thereby providing an electrical decoupling effect therebetween upon supplying power and ground connections, respectively.Type: GrantFiled: November 27, 2002Date of Patent: March 16, 2004Assignee: Micron Technology, Inc.Inventor: Eric J. Stave
-
Patent number: 6707312Abstract: Testing a range of output resistances of an integrated circuit includes connecting the integrated circuit to a tester through a fixed resistive network and measuring the range of output resistances of the integrated circuit without varying the resistance value of the resistive network.Type: GrantFiled: November 19, 2001Date of Patent: March 16, 2004Assignee: Micron Technology, Inc.Inventor: Eric J. Stave
-
Publication number: 20030128063Abstract: The present invention is directed to a transition delay circuit. The transition delay circuit includes a delay circuit which is responsive to an input signal. The transition delay circuit produces an output signal at a common node. The transition delay circuit also includes a first MOS capacitor connected between the input signal and the common node and a second MOS capacitor connected between the input signal and the common node. A method for delaying an input signal to a buffer circuit is also disclosed.Type: ApplicationFiled: December 11, 2002Publication date: July 10, 2003Inventor: Eric J. Stave
-
Publication number: 20030094958Abstract: Testing a range of output resistances of an integrated circuit includes connecting the integrated circuit to a tester through a fixed resistive network and measuring the range of output resistances of the integrated circuit without varying the resistance value of the resistive network.Type: ApplicationFiled: November 19, 2001Publication date: May 22, 2003Applicant: Micron Technology, Inc.Inventor: Eric J. Stave
-
Publication number: 20030075782Abstract: A multilayer lead frame for decoupling a power supply to a semiconductor die includes overlaying first and second lead frame bodies having an insulator disposed therebetween and at least one main lead finger extending from each body. The bodies act as a capacitor to decouple the power supply to the die. One of the bodies and respective finger provides one of power supply and ground connections for wire bonding with the die, and the other of the bodies provides the other of power supply and ground connections for wire bonding with the die. The first body includes a die paddle for supporting the die, and the second body includes a plate for overlaying the paddle with the insulator disposed between the paddle and plate, thereby providing an electrical decoupling effect therebetween upon supplying power and ground connections, respectively.Type: ApplicationFiled: November 27, 2002Publication date: April 24, 2003Inventor: Eric J. Stave
-
Patent number: 6515529Abstract: The present invention is directed to a transition delay circuit. The transition delay circuit includes a delay circuit which is responsive to an input signal. The transition delay circuit produces an output signal at a common node. The transition delay circuit also includes a first MOS capacitor connected between the input signal and the common node and a second MOS capacitor connected between the input signal and the common node. A method for delaying an input signal to a buffer circuit is also disclosed.Type: GrantFiled: August 13, 2001Date of Patent: February 4, 2003Assignee: Micron Technology, Inc.Inventor: Eric J. Stave
-
Patent number: 6515353Abstract: A multilayer lead frame for decoupling a power supply to a semiconductor die includes overlaying first and second lead frame bodies having an insulator disposed therebetween and at least one main lead finger extending from each body. The bodies act as a capacitor to decouple the power supply to the die. One of the bodies and respective finger provides one of power supply and ground connections for wire bonding with the die, and the other of the bodies provides the other of power supply and ground connections for wire bonding with the die. The first body includes a die paddle for supporting the die, and the second body includes a plate for overlaying the paddle with the insulator disposed between the paddle and plate, thereby providing an electrical decoupling effect therebetween upon supplying power and ground connections, respectively.Type: GrantFiled: August 28, 2001Date of Patent: February 4, 2003Assignee: Micron Technology, Inc.Inventor: Eric J. Stave
-
Publication number: 20020178322Abstract: An integrated circuit, including but not limited to a memory device, receives an externally provided voltage signal and selectively adjusts the timing of internal control signals. An external signal selects between two possible pre-determined delay paths. The delay paths are adjusted using fuse circuitry which can be programmed by the manufacturer prior to implementation by a user. The delay path adjustment feature is particularly applicable to adjusting output signal timing to allow the integrated circuit to be operated in an environment which requires slower communications speeds. The same integrated circuit, therefore, can also be implemented in an environment which allows for faster communications speeds.Type: ApplicationFiled: July 16, 2002Publication date: November 28, 2002Applicant: Micron Technology, Inc.Inventors: Dean Gans, Eric J. Stave, Joseph Thomas Pawlowski
-
Patent number: 6438043Abstract: An integrated circuit, including but not limited to a memory device, receives an externally provided voltage signal and selectively adjusts the timing of internal control signals. An external signal selects between two possible pre-determined delay paths. The delay paths are adjusted using fuse circuitry which can be programmed by the manufacturer prior to implementation by a user. The delay path adjustment feature is particularly applicable to adjusting output signal timing to allow the integrated circuit to be operated in an environment which requires slower communications speeds. The same integrated circuit, therefore, can also be implemented in an environment which allows for faster communications speeds.Type: GrantFiled: September 2, 1998Date of Patent: August 20, 2002Assignee: Micron Technology, Inc.Inventors: Dean Gans, Eric J. Stave, Joseph Thomas Pawlowski