Patents by Inventor Florin Udrea
Florin Udrea has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8564097Abstract: An insulated gate bipolar transistor (IGBT) is provided comprising a semiconductor substrate having the following regions in sequence: (i) a first region of a first conductive type having opposing surfaces, a column region of a second conductive type within the first region extending from a first of said opposing surfaces; (ii) a drift region of the second conductive type; (iii) a second region of the first conductive type, and (iv) a third region of the second conductive type. There is provided a gate electrode disposed to form a channel between the third region and the drift region, a first electrode operatively connected to the second region and the third region, a second electrode operatively connected to the first region and the column region.Type: GrantFiled: April 15, 2010Date of Patent: October 22, 2013Assignee: Sinopower Semiconductor, Inc.Inventors: Florin Udrea, Chih-Wei Hsu, Wei-Chieh Lin
-
Patent number: 8531857Abstract: In a reverse conducting semiconductor device, which forms a composition circuit, a positive voltage that is higher than a positive voltage of a collector electrode may be applied to an emitter electrode. In this case, in a region of the reverse conducting semiconductor device in which a return diode is formed, a body contact region functions as an anode, a drift contact region functions as a cathode, and current flows from the anode to the cathode. When a voltage having a lower electric potential than the collector electrode is applied to the trench gate electrode at that time, p-type carriers are generated within the cathode and a quantity of carriers increases within the return diode. As a result, a forward voltage drop of the return diode lowers, and constant loss of electric power can be reduced. Electric power loss can be reduced in a power supply device that uses such a composition circuit in which a switching element and the return diode are connected in reverse parallel.Type: GrantFiled: August 28, 2008Date of Patent: September 10, 2013Assignee: Toyota Jidosha Kabushiki KaishaInventors: Akitaka Soeno, Jun Saito, Gehan Anil Joseph Amaratunga, Florin Udrea
-
Publication number: 20130193509Abstract: The present invention relates to a semiconductor power device and power integrated circuits (ICs). The lateral SOI MOSFET in the present comprises a trench gate extended to the dielectric buried layer, one or multiple dielectric trenches in the drift region, and a buried gate in said dielectric trench. The permittivity of the dielectric in said dielectric trench is lower than that of said active layer. Firstly, said dielectric trench not only greatly improves breakdown voltage, but also reduces pitch size. Secondly, the trench gate widens the effective conductive region in the vertical direction. Thirdly, dual gates of said trench gate and buried gate increase channel and current densities. Thereby, specific on-resistance and the power loss are reduced. The device of the present invention has many advantages, such as high voltage, high speed, low power loss, low cost and ease of integration.Type: ApplicationFiled: August 10, 2010Publication date: August 1, 2013Applicant: University of Electronic Science and Technology of ChinaInventors: Xiaorong Luo, Florin Udrea
-
Patent number: 8482031Abstract: This invention generally relates to lateral insulated gate bipolar transistors (LIGBTs), for example in integrated circuits, methods of increasing switching speed of an LIGBT, a method of suppressing parasitic thyristor latch-up in a bulk silicon LIGBT, and methods of fabricating an LIGBT. In particular, a method of suppressing parasitic thyristor latch-up in a bulk silicon LIGBT comprises selecting a current gain ?v for a vertical transistor of a parasitic thyristor of the LIGBT such that in at least one predetermined mode of operation of the LIGBT ?v<1??p where ?p is a current gain of a parasitic bipolar transistor having a base-emitter junction formed by a Schottky contact between the a semiconductor surface and a metal enriched epoxy die attach.Type: GrantFiled: December 29, 2009Date of Patent: July 9, 2013Assignee: Cambridge Semiconductor LimitedInventors: Florin Udrea, Vasantha Pathirana, Tanya Trajkovic, Nishad Udugampola
-
Patent number: 8432030Abstract: A power electronic package includes: first and second high thermal conductivity insulating non-planar substrates; and multiple semiconductor chips and electronic components between the substrates. Each substrate includes multiple electrical insulator layers and patterned electrical conductor layers connecting to the electronic components, and further includes multiple raised regions or posts, which are bonded together so that the substrates are mechanically and electrically connected. The number, arrangement, and shape of the raised regions or posts are adjusted to have mechanical separation between the substrates. The electrical conductor layers are separated and isolated one another so that multiple electric circuits are provided on at least one of the substrates.Type: GrantFiled: June 29, 2011Date of Patent: April 30, 2013Assignees: DENSO CORPORATION, University of Cambridge, The University of SheffieldInventors: Rajesh Kumar Malhan, C Mark Johnson, Cyril Buttay, Jeremy Rashid, Florin Udrea
-
Patent number: 8415712Abstract: This invention generally relates to LIGBTs, ICs comprising an LIGBT and methods of forming an LIGBT, and more particularly to an LIGBT comprising a substrate region of first conductivity type and peak dopant concentration less than about 1Ă—1017/cm3; a lateral drift region of a second, opposite conductivity type adjacent the substrate region and electrically coupled to said substrate region; a charge injection region of the first conductivity type to inject charge toward said lateral drift region; a gate to control flow of said charge in said lateral drift region; metal enriched adhesive below said substrate region; and an intermediate layer below said substrate region to substantially suppress charge injection into said substrate region from said metal enriched adhesive.Type: GrantFiled: December 29, 2009Date of Patent: April 9, 2013Assignee: Cambridge Semiconductor LimitedInventors: Florin Udrea, Vasantha Pathirana, Tanya Trajkovic, Nishad Udugampola
-
Patent number: 8410560Abstract: A micro-hotplate is provided in the form of a device comprising a sensor and one or more resistive heaters within the micro-hotplate arranged to heat the sensor. Furthermore a controller is provided for applying a bidirectional drive current to at least one of the heaters to reduce electromigration. The controller also serves to drive the heater at a substantially constant temperature.Type: GrantFiled: January 21, 2010Date of Patent: April 2, 2013Assignee: Cambridge CMOS Sensors Ltd.Inventors: Syed Zeeshan Ali, Florin Udrea, Julian William Gardner
-
Publication number: 20130069712Abstract: We describe a RESURF semiconductor device having an n-drift region with a p-top layer and in which a MOS (Metal Oxide Semiconductor) channel of the device is formed within the p-top layer.Type: ApplicationFiled: September 15, 2011Publication date: March 21, 2013Inventors: Tanya Trajkovic, Florin Udrea, Vasantha Pathirana, Nishad Udugampola
-
Patent number: 8304316Abstract: In a power semiconductor device and a method of forming a power semiconductor device, a thin layer of semiconductor substrate is left below the drift region of a semiconductor device. A power semiconductor device has an active region that includes the drift region and has top and bottom surfaces formed in a layer provided on a semiconductor substrate. A portion of the semiconductor substrate below the active region is removed to leave a thin layer of semiconductor substrate below the drift region. Electrical terminals are provided directly or indirectly to the top surface of the active region to allow a voltage to be applied laterally across the drift region.Type: GrantFiled: December 20, 2007Date of Patent: November 6, 2012Assignee: Cambridge Semiconductor LimitedInventors: Florin Udrea, Gehan Anil Joseph Amaratunga, Tanya Trajkovic, Vasantha Pathirana
-
Publication number: 20120267532Abstract: An IR source in the form of a micro-hotplate device including a CMOS metal layer made of at least one layer of embedded on a dielectric membrane supported by a silicon substrate. The device is formed in a CMOS process followed by a back etching step. The IR source also can be in the form of an array of small membranes—closely packed as a result of the use of the deep reactive ion etching technique and having better mechanical stability due to the small size of each membrane while maintaining the same total IR emission level. SOI technology can be used to allow high ambient temperature and allow the integration of a temperature sensor, preferably in the form of a diode or a bipolar transistor right below the IR source.Type: ApplicationFiled: May 8, 2012Publication date: October 25, 2012Applicant: CAMBRIDGE CMOS SENSORS LIMITEDInventors: Florin UDREA, Julian GARDNER, Syed Zeeshan ALI, Mohamed Foysol CHOWDHURY, Ilie POENARU
-
Patent number: 8174069Abstract: A power semiconductor device has a top surface and an opposed bottom surface below a part of which is a thick portion of semiconductor substrate. At least a portion of a drift region of the device has either no or only a thin portion of semiconductor substrate positioned thereunder. The top surface has a high voltage terminal and a low voltage terminal connected thereto to allow a voltage to be applied laterally across the drift region. At least two MOS (metal-oxide-semiconductor) gates are provided on the top surface. The device has at least one relatively highly doped region at its top surface extending between and in contact with said first and second MOS gates. The device has improved protection against triggering of parasitic transistors or latch-up without the on-state voltage drop or switching speed being compromised.Type: GrantFiled: August 5, 2008Date of Patent: May 8, 2012Assignee: Cambridge Semiconductor LimitedInventors: Florin Udrea, Vasantha Pathirana, Tanya Trajkovic, Nishad Udugampola
-
Publication number: 20120098082Abstract: A semiconductor rectifier includes a semiconductor substrate having a first type of conductivity. A first layer, which is formed on the substrate, has the first type of conductivity and is more lightly doped than the substrate. A second layer having a second type of conductivity is formed on the substrate and a metal layer is disposed over the second layer. The second layer is lightly doped so that a Schottky contact is formed between the metal layer and the second layer. A first electrode is formed over the metal layer and a second electrode is formed on a backside of the substrate.Type: ApplicationFiled: August 31, 2011Publication date: April 26, 2012Applicant: VISHAY GENERAL SEMICONDUCTOR LLCInventors: Chih-Wei HSU, Florin UDREA, Yih-Yin LIN
-
Patent number: 8053783Abstract: A high voltage diamond based switching device capable of sustaining high currents in the on state with a relatively low impedance and a relatively low optical switching flux, and capable of being switched off in the presence of the high voltage being switched. The device includes a diamond body having a Schottky barrier contact, held in reverse bias by the applied voltage to be switched, to an essentially intrinsic diamond layer or portion in the diamond body, a second metal contact, and an optical source or other illuminating or irradiating device such that when the depletion region formed by the Schottky contact to the intrinsic diamond layer is exposed to its radiation charge carriers are generated. Cain in the total number of charge carriers then occurs as a result of these charge carriers accelerating under the field within the intrinsic diamond layer and generating further carriers by assisted avalanche breakdown.Type: GrantFiled: September 8, 2005Date of Patent: November 8, 2011Assignee: Element Six LimitedInventors: Gehan Anil Joseph Amaratunga, Mihai Brezeanu, Jeremy Suhail Rashid, Nalin Lalith Rupesinghe, Antonella Tajani, Daniel James Twitchen, Florin Udrea, Christopher John Howard Wort
-
Publication number: 20110254177Abstract: A power electronic package includes: first and second high thermal conductivity insulating non-planar substrates; and multiple semiconductor chips and electronic components between the substrates. Each substrate includes multiple electrical insulator layers and patterned electrical conductor layers connecting to the electronic components, and further includes multiple raised regions or posts, which are bonded together so that the substrates are mechanically and electrically connected. The number, arrangement, and shape of the raised regions or posts are adjusted to have mechanical separation between the substrates. The electrical conductor layers are separated and isolated one another so that multiple electric circuits are provided on at least one of the substrates.Type: ApplicationFiled: June 29, 2011Publication date: October 20, 2011Applicants: DENSO CORPORATION, The University of Sheffield, University of CambridgeInventors: Rajesh Kumar MALHAN, C Mark JOHNSON, Cyril BUTTAY, Jeremy RASHID, Florin UDREA
-
Publication number: 20110254050Abstract: An insulated gate bipolar transistor (IGBT) is provided comprising a semiconductor substrate having the following regions in sequence: (i) a first region of a first conductive type having opposing surfaces, a column region of a second conductive type within the first region extending from a first of said opposing surfaces; (ii) a drift region of the second conductive type; (iii) a second region of the first conductive type, and (iv) a third region of the second conductive type. There is provided a gate electrode disposed to form a channel between the third region and the drift region, a first electrode operatively connected to the second region and the third region, a second electrode operatively connected to the first region and the column region.Type: ApplicationFiled: April 15, 2010Publication date: October 20, 2011Inventors: Florin Udrea, Chih-Wei Hsu, Wei-Chieh Lin
-
Publication number: 20110227151Abstract: A termination structure is provided for a power transistor. The termination structure includes a semiconductor substrate having an active region and a termination region. The substrate has a first type of conductivity. A termination trench is located in the termination region and extends from a boundary of the active region toward an edge of the semiconductor substrate. A doped region having a second type of conductivity is disposed in the substrate below the termination trench. A MOS gate is formed on a sidewall adjacent the boundary. The doped region extends from below a portion of the MOS gate spaced apart from the boundary toward the edge of the semiconductor substrate. A termination structure oxide layer is formed on the termination trench covering a portion of the MOS gate and extends toward the edge of the substrate.Type: ApplicationFiled: March 16, 2010Publication date: September 22, 2011Applicant: VISHAY GENERAL SEMICONDUCTOR LLCInventors: Chih-Wei HSU, Florin UDREA, Yih-Yin LIN
-
Publication number: 20110227152Abstract: A termination structure for a power transistor includes a semiconductor substrate having an active region and a termination region. The substrate has a first type of conductivity. A termination trench is located in the termination region and extends from a boundary of the active region to within a certain distance of an edge of the semiconductor substrate. A doped region has a second type of conductivity disposed in the substrate below the termination trench. A MOS gate is formed on a sidewall adjacent the boundary. The doped region extends from below a portion of the MOS gate spaced apart from the boundary toward a remote sidewall of the termination trench. A termination structure oxide layer is formed on the termination trench and covers a portion of the MOS gate and extends toward the edge of the substrate. A first conductive layer is formed on a backside surface of the semiconductor substrate.Type: ApplicationFiled: October 21, 2010Publication date: September 22, 2011Applicant: VISHAY GENERAL SEMICONDUCTOR LLCInventors: Chih-Wei HSU, Florin UDREA, Yih-Yin LIN
-
Patent number: 7999369Abstract: A power electronic package includes: first and second high thermal conductivity insulating non-planar substrates; and multiple semiconductor chips and electronic components between the substrates. Each substrate includes multiple electrical insulator layers and patterned electrical conductor layers connecting to the electronic components, and further includes multiple raised regions or posts, which are bonded together so that the substrates are mechanically and electrically connected. The number, arrangement, and shape of the raised regions or posts are adjusted to have mechanical separation between the substrates. The electrical conductor layers are separated and isolated one another so that multiple electric circuits are provided on at least one of the substrates.Type: GrantFiled: August 29, 2006Date of Patent: August 16, 2011Assignees: DENSO CORPORATION, University of Cambridge, The University of SheffieldInventors: Rajesh Kumar Malhan, C. Mark Johnson, Cyril Buttay, Jeremy Rashid, Florin Udrea
-
Patent number: 7994569Abstract: A bipolar high voltage/power semiconductor device having a low voltage terminal and a high voltage terminal is disclosed. The bipolar high voltage/power semiconductor is a vertical insulated gate bipolar transistor with injection efficiency adjustment formed by highly doped n+ islands in a p+ anode layer. The device has a vertical drift region of a first conductivity type and having vertical first and second ends. In one example, a region of the second conductivity type is provided at the second end of the vertical drift region connected directly to the vertical high voltage terminal. In another example, a vertical buffer region of the first conductivity type is provided at the vertical second end of the vertical drift region and a vertical region of a second conductivity type is provided on the other side of the vertical buffer region and connected to the vertical high voltage terminal.Type: GrantFiled: August 6, 2008Date of Patent: August 9, 2011Assignee: Anpec Electronics CorporationInventors: Florin Udrea, Chih-Wei Hsu
-
Publication number: 20110174799Abstract: A micro-hotplate is provided in the form of a device comprising a sensor and one or more resistive heaters within the micro-hotplate arranged to heat the sensor. Furthermore a controller is provided for applying a bidirectional drive current to at least one of the heaters to reduce electromigration. The controller also serves to drive the heater at a substantially constant temperature. Such an arrangement is advantageous over an arrangement in which a unidirectional DC drive current is applied to the heater. This is because the unidirectional drive current causes electromigration which results in an increase in resistance over time. This is undesirable because it can lead to failure of the micro-hotplate. In contrast, the application of the bidirectional current reduces electromigration and as a result there is insignificant change in the resistance of the heater over time and under high temperature.Type: ApplicationFiled: January 21, 2010Publication date: July 21, 2011Inventors: Syed Zeeshan ALI, Florin Udrea, Julian William Gardner