Patents by Inventor Frank R. Libsch
Frank R. Libsch has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8596879Abstract: An optical cable including connectors includes a plurality of waveguide layers each including a plurality of optical channels each having a first end and a second end. First and second connectors each include a plurality of electrically conductive pins, and each of the plurality of optical channels of each of the waveguides, at their first and second ends, are connected to a specified pin on each of the first and second connectors, respectively. A first optical channel connection pattern on the first connector, and a second optical channel connection pattern on the second connector. The first optical channel connection pattern on the first connector is a different pattern than the second optical channel connection pattern on the second connector in relation to a connection hole pattern which is the same for both the first and second connectors.Type: GrantFiled: October 20, 2011Date of Patent: December 3, 2013Assignee: International Business Machines CorporationInventors: Russell A. Budd, Frank R. Libsch
-
Publication number: 20130182998Abstract: A silicon photonic chip is provided. An active silicon layer that includes a photonic device is on a front side of the silicon photonic chip. A silicon substrate that includes an etched backside cavity is on a backside of the silicon photonic chip. A microlens is integrated into the etched backside cavity. A buried oxide layer is located between the active silicon layer and the silicon substrate. The buried oxide layer is an etch stop for the etched backside cavity.Type: ApplicationFiled: January 18, 2012Publication date: July 18, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Paul S. Andry, Russell A. Budd, Frank R. Libsch, Robert L. Wisnieff
-
Patent number: 8483253Abstract: An optoelectronic (OE) package or system and method for fabrication is disclosed which includes a silicon layer with a wiring layer. The silicon layer has an optical via for allowing light to pass therethrough. An optical coupling layer is bonded to the silicon layer, and the optical coupling layer includes a plurality of microlenses for focusing and or collimating the light through the optical via. One or more first OE elements are coupled to the silicon layer and electrically communicating with the wiring. At least one of the first OE elements positioned in optical alignment with the optical via for receiving the light. A second OE element embedded within the wiring layer. A carrier may be interposed between electrical interconnect elements and positioned between the wiring layer and a circuit board.Type: GrantFiled: January 26, 2012Date of Patent: July 9, 2013Assignee: International Business Machines CorporationInventors: Russell A. Budd, Paul Fortier, Frank R. Libsch
-
Patent number: 8411719Abstract: An optoelectronic (OE) package or system and method for fabrication is disclosed which includes a silicon layer with a wiring layer. The silicon layer has an optical via for allowing light to pass therethrough. An optical coupling layer is bonded to the silicon layer, and the optical coupling layer includes a plurality of microlenses for focusing and or collimating the light through the optical via. One or more first OE elements are coupled to the silicon layer and electrically communicating with the wiring. At least one of the first OE elements positioned in optical alignment with the optical via for receiving the light. A second OE element embedded within the wiring layer. A carrier may be interposed between electrical interconnect elements and positioned between the wiring layer and a circuit board.Type: GrantFiled: January 26, 2012Date of Patent: April 2, 2013Assignee: International Business Machines CorporationInventors: Russell A. Budd, Paul Fortier, Frank R. Libsch
-
Publication number: 20130044979Abstract: An optical cable including connectors includes a plurality of waveguide layers each including a plurality of optical channels each having a first end and a second end. First and second connectors each include a plurality of electrically conductive pins, and each of the plurality of optical channels of each of the waveguides, at their first and second ends, are connected to a specified pin on each of the first and second connectors, respectively. A first optical channel connection pattern on the first connector, and a second optical channel connection pattern on the second connector. The first optical channel connection pattern on the first connector is a different pattern than the second optical channel connection pattern on the second connector in relation to a connection hole pattern which is the same for both the first and second connectors.Type: ApplicationFiled: October 20, 2011Publication date: February 21, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Russell A. Budd, Frank R. Libsch
-
Publication number: 20120326290Abstract: An optoelectronic (OE) package or system and method for fabrication is disclosed which includes a silicon layer with wiring. The silicon layer has an optical via for allowing light to pass therethrough. An optical coupling layer is bonded to the silicon layer, and the optical coupling layer includes a plurality of microlenses for focusing and or collimating the light through the optical via. A plurality of OE elements are coupled to the silicon layer and electrically communicating with the wiring. At least one of the OE elements positioned in optical alignment with the optical via for receiving the light. A carrier is interposed between electrical interconnect elements. The carrier is positioned between the wiring of the silicon layer and a circuit board and the carrier is electrically connecting first interconnect elements connected to the wiring of the silicon layer and second interconnect elements connected to the circuit board.Type: ApplicationFiled: September 5, 2012Publication date: December 27, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Paul S. Andry, Russell A. Budd, Bing Dang, David Danovitch, Benjamin V. Fasano, Paul Fortier, Luc Guerin, Frank R. Libsch, Sylvain Ouimet, Chrirag S. Patel
-
Publication number: 20120325541Abstract: A contact structure and assembly and a method for manufacturing the same for a microelectronics device includes first and second electrically conductive contacts being helically shaped. A carrier element is attached to and positioned between the first and second contacts. The first and second contacts are in electrical communication with each other, and the first and second contacts are in a mirror image relationship with each other. A pair of insulating substrates each include electrically conductive members. A contact point on each of the first and second contacts is attached and electrically communicating to respective electrically conductive members such that the first and second electrically conductive contacts between the pair of insulating substrates form an electrically conductive package. A metal layer on the carrier element provides electrical conductivity through a first opening defined by the carrier element between the first and second portions of the helix shaped contact.Type: ApplicationFiled: September 5, 2012Publication date: December 27, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Gareth Hougham, Gerard McVicker, Xiaoxiong Gu, Sung K. Kang, Frank R. Libsch, Xiao H. Liu
-
Patent number: 8290008Abstract: An optoelectronic (OE) package or system and method for fabrication is disclosed which includes a silicon layer with wiring. The silicon layer has an optical via for allowing light to pass therethrough. An optical coupling layer is bonded to the silicon layer, and the optical coupling layer includes a plurality of microlenses for focusing and or collimating the light through the optical via. A plurality of OE elements are coupled to the silicon layer and electrically communicating with the wiring. At least one of the OE elements positioned in optical alignment with the optical via for receiving the light. A carrier is interposed between electrical interconnect elements. The carrier is positioned between the wiring of the silicon layer and a circuit board and the carrier is electrically connecting first interconnect elements connected to the wiring of the silicon layer and second interconnect elements connected to the circuit board.Type: GrantFiled: August 20, 2009Date of Patent: October 16, 2012Assignee: International Business Machines CorporationInventors: Paul S. Andry, Russell A. Budd, Bing Dang, David Danovitch, Benjamin V. Fasano, Paul Fortier, Luc Guerin, Frank R. Libsch, Sylvain Ouimet, Chirag S. Patel
-
Publication number: 20120251045Abstract: An optical coupling system includes a first unit including a source of light or a first multi-core optical fiber, each of the source and the first multi-core optical fiber including at least a first aperture, a second unit including a second multi-core optical fiber including at least a second aperture corresponding to the first aperture of the first unit, and a lens array unit redirecting light between the first unit and the second unit, the lens array unit substantially matching light rays transmitted or received between the first aperture of the first unit and the corresponding second aperture of the second unit.Type: ApplicationFiled: March 31, 2011Publication date: October 4, 2012Applicant: International Business Machines CorporationInventors: Russell A. Budd, Frank R. Libsch
-
Patent number: 8263879Abstract: A contact structure and assembly and a method for manufacturing the same for a microelectronics device includes first and second electrically conductive contacts being helically shaped. A carrier element is attached to and positioned between the first and second contacts. The first and second contacts are in electrical communication with each other, and the first and second contacts are in a mirror image relationship with each other. A pair of insulating substrates each include electrically conductive members. A contact point on each of the first and second contacts is attached and electrically communicating to respective electrically conductive members such that the first and second electrically conductive contacts between the pair of insulating substrates form an electrically conductive package. A metal layer on the carrier element provides electrical conductivity through a first opening defined by the carrier element between the first and second portions of the helix shaped contact.Type: GrantFiled: November 6, 2009Date of Patent: September 11, 2012Assignee: International Business Machines CorporationInventors: Gareth Hougham, Gerard McVicker, Xiaoxiong Gu, Sung K. Kang, Frank R. Libsch, Xiao H. Liu
-
Publication number: 20120120976Abstract: An optoelectronic (OE) package or system and method for fabrication is disclosed which includes a silicon layer with a wiring layer. The silicon layer has an optical via for allowing light to pass therethrough. An optical coupling layer is bonded to the silicon layer, and the optical coupling layer includes a plurality of microlenses for focusing and or collimating the light through the optical via. One or more first OE elements are coupled to the silicon layer and electrically communicating with the wiring. At least one of the first OE elements positioned in optical alignment with the optical via for receiving the light. A second OE element embedded within the wiring layer. A carrier may be interposed between electrical interconnect elements and positioned between the wiring layer and a circuit board.Type: ApplicationFiled: January 26, 2012Publication date: May 17, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Russell A. Budd, Paul Fortier, Frank R. Libsch
-
Publication number: 20120120978Abstract: An optoelectronic (OE) package or system and method for fabrication is disclosed which includes a silicon layer with a wiring layer. The silicon layer has an optical via for allowing light to pass therethrough. An optical coupling layer is bonded to the silicon layer, and the optical coupling layer includes a plurality of microlenses for focusing and or collimating the light through the optical via. One or more first OE elements are coupled to the silicon layer and electrically communicating with the wiring. At least one of the first OE elements positioned in optical alignment with the optical via for receiving the light. A second OE element embedded within the wiring layer. A carrier may be interposed between electrical interconnect elements and positioned between the wiring layer and a circuit board.Type: ApplicationFiled: January 26, 2012Publication date: May 17, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Russell A. Budd, Paul Fortier, Frank R. Libsch
-
Patent number: 8111730Abstract: An optoelectronic (OE) package or system and method for fabrication is disclosed which includes a silicon layer with a wiring layer. The silicon layer has an optical via for allowing light to pass therethrough. An optical coupling layer is bonded to the silicon layer, and the optical coupling layer includes a plurality of microlenses for focusing and or collimating the light through the optical via. One or more first OE elements are coupled to the silicon layer and electrically communicating with the wiring. At least one of the first OE elements positioned in optical alignment with the optical via for receiving the light. A second OE element embedded within the wiring layer. A carrier may be interposed between electrical interconnect elements and positioned between the wiring layer and a circuit board.Type: GrantFiled: August 20, 2009Date of Patent: February 7, 2012Assignee: International Business Machines CorporationInventors: Russell A. Budd, Paul Fortier, Frank R. Libsch
-
Patent number: 8087566Abstract: A mask having a plurality of through holes and a mold having a plurality of cavities are provided, and the through holes and the cavities are aligned. Conductive balls are dispensed into the aligned through holes and cavities. Substantially one ball is dispensed into each aligned through hole and cavity, and the mask with the holes and the cavities in the mold are configured and dimensioned such that the balls are substantially flush with, or recessed below, an outer surface of the mask. The mask is removed, the conductive balls are aligned with pads of a semiconductor device, and the conductive balls are transferred to the pads by fluxless reflow in a formic acid environment. Vibrational, electrostatic, and direct transfer aspects are also disclosed.Type: GrantFiled: August 18, 2009Date of Patent: January 3, 2012Assignee: International Business Machines CorporationInventors: Russell A. Budd, Frank R. Libsch, Jae-Woong Nah
-
Publication number: 20110206379Abstract: An apparatus and method for receiving electrical signals and transmitting optical signals includes a substrate having an electrical circuit. An electrical-to-optical module is mounted on the substrate, and the module includes an array of photodetectors communicating with the electrical circuit. The photodetectors may include VCSEL arrays or PD arrays. The module receives electrical signals from the electrical circuit and provides a plurality of corresponding light signals. An electrical transport is embedded in the substrate, and the electrical transport electrically communicates with the array of photodetectors. An optical interface provides electrical communication between an optical fiber and the electrical circuit. A heat transfer device may be positioned adjacent the photodetectors to transfer heat generated by the photodetectors.Type: ApplicationFiled: February 25, 2010Publication date: August 25, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Russell A. Budd, Warren D. Dyckman, Gary Lafontant, Frank R. Libsch
-
Patent number: 7975379Abstract: LGA connectors are fabricated with buttons or spring contacts preformed to different heights to accommodate the initial topography of a typical module or PCB of a particular product type. This is accomplished during fabrication by measuring topographies of mating surfaces of a first electronic device and of a second electronic device; fabricating interposer contacts to form opposing non-planar sides having respective inverse topographies for contacting the mating surfaces; and sandwiching the interposer between the first and second electronic devices with the opposing sides in contact with respective mating surfaces.Type: GrantFiled: August 11, 2009Date of Patent: July 12, 2011Assignee: International Business Machines CorporationInventors: Gareth G. Hougham, Brian S. Beaman, John S. Corbin, Paul Coteus, Shawn A. Hall, Kathleen C. Hinge, Theron L. Lewis, Frank R. Libsch, Amanda E. E. Mikhail
-
Publication number: 20110108316Abstract: A contact structure and assembly and a method for manufacturing the same for a microelectronics device includes first and second electrically conductive contacts being helically shaped. A carrier element is attached to and positioned between the first and second contacts. The first and second contacts are in electrical communication with each other, and the first and second contacts are in a mirror image relationship with each other. A pair of insulating substrates each include electrically conductive members. A contact point on each of the first and second contacts is attached and electrically communicating to respective electrically conductive members such that the first and second electrically conductive contacts between the pair of insulating substrates form an electrically conductive package. A metal layer on the carrier element provides electrical conductivity through a first opening defined by the carrier element between the first and second portions of the helix shaped contact.Type: ApplicationFiled: November 6, 2009Publication date: May 12, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Gareth Hougham, Gerard McVicker, Xiaoxiong Gu, Sung K. Kang, Frank R. Libsch, Xiao H. Liu
-
Publication number: 20110044369Abstract: An optoelectronic (OE) package or system and method for fabrication is disclosed which includes a silicon layer with wiring. The silicon layer has an optical via for allowing light to pass therethrough. An optical coupling layer is bonded to the silicon layer, and the optical coupling layer includes a plurality of microlenses for focusing and or collimating the light through the optical via. A plurality of OE elements are coupled to the silicon layer and electrically communicating with the wiring. At least one of the OE elements positioned in optical alignment with the optical via for receiving the light. A carrier is interposed between electrical interconnect elements. The carrier is positioned between the wiring of the silicon layer and a circuit board and the carrier is electrically connecting first interconnect elements connected to the wiring of the silicon layer and second interconnect elements connected to the circuit board.Type: ApplicationFiled: August 20, 2009Publication date: February 24, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Paul S. Andry, Russell A. Budd, Bing Dang, David Danovitch, Benjamin V. Fasano, Paul Fortier, Luc Guerin, Frank R. Libsch, Sylvain Ouimet, Chirag S. Patel
-
Publication number: 20110044367Abstract: An optoelectronic (OE) package or system and method for fabrication is disclosed which includes a silicon layer with a wiring layer. The silicon layer has an optical via for allowing light to pass therethrough. An optical coupling layer is bonded to the silicon layer, and the optical coupling layer includes a plurality of microlenses for focusing and or collimating the light through the optical via. One or more first OE elements are coupled to the silicon layer and electrically communicating with the wiring. At least one of the first OE elements positioned in optical alignment with the optical via for receiving the light. A second OE element embedded within the wiring layer. A carrier may be interposed between electrical interconnect elements and positioned between the wiring layer and a circuit board.Type: ApplicationFiled: August 20, 2009Publication date: February 24, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Russell A. Budd, Paul Fortier, Frank R. Libsch
-
Patent number: 7891538Abstract: A mask having a plurality of through holes and a mold having a plurality of cavities are provided, and the through holes and the cavities are aligned. Conductive balls are dispensed into the aligned through holes and cavities. Substantially one ball is dispensed into each aligned through hole and cavity, and the mask with the holes and the cavities in the mold are configured and dimensioned such that the balls are substantially flush with, or recessed below, an outer surface of the mask. The mask is removed, the conductive balls are aligned with pads of a semiconductor device, and the conductive balls are transferred to the pads by fluxless reflow in a formic acid environment. Vibrational, electrostatic, and direct transfer aspects are also disclosed.Type: GrantFiled: August 18, 2009Date of Patent: February 22, 2011Assignee: International Business Machines CorporationInventors: Russell A. Budd, Frank R. Libsch, Jae-Woong Nah