Patents by Inventor Frederic Boutaud
Frederic Boutaud has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6243801Abstract: A data processing device is used with peripheral devices having addressees and differing communication response periods. The data processing device includes a digital processor adapted for selecting different ones of the peripheral devices by asserting addresses of each selected peripheral device. Addressable programmable registers hold wait state values representative of distinct numbers of wait states corresponding to different address ranges. Circuitry responsive to an asserted address to the peripheral devices asserted by the digital processor generates the number of wait states represented by the value held in one of the addressable programmable registers corresponding to the one of the address ranges in which the asserted address occurs, thereby accommodating the differing communication response periods of the peripheral devices.Type: GrantFiled: November 1, 1999Date of Patent: June 5, 2001Assignee: Texas Instruments IncorporatedInventors: Frederic Boutaud, Peter N. Ehlig
-
Patent number: 6240505Abstract: A data processing device is used with peripheral devices having addressees and differing communication response periods. The data processing device includes a digital processor adapted for selecting different ones of the peripheral devices by asserting addresses of each selected peripheral device. Addressable programmable registers hold wait state values representative of distinct numbers of wait states corresponding to different address ranges. Circuitry responsive to an asserted address to the peripheral devices asserted by the digital processor generates the number of wait states represented by the value held in one of the addressable programmable registers corresponding to the one of the address ranges in which the asserted address occurs, thereby accommodating the differing communication response periods of the peripheral devices.Type: GrantFiled: November 1, 1999Date of Patent: May 29, 2001Assignee: Texas Instruments IncorporatedInventors: Frederic Boutaud, Peter N. Ehlig
-
Patent number: 6240504Abstract: A data processing device is used with peripheral devices having addressees and differing communication response periods. The data processing device includes a digital processor adapted for selecting different ones of the peripheral devices by asserting addresses of each selected peripheral device. Addressable programmable registers hold wait state values representative of distinct numbers of wait states corresponding to different address ranges. Circuitry responsive to an asserted address to the peripheral devices asserted by the digital processor generates the number of wait states represented by the value held in one of the addressable programmable registers corresponding to the one of the address ranges in which the asserted address occurs, thereby accommodating the differing communication response periods of the peripheral devices.Type: GrantFiled: November 1, 1999Date of Patent: May 29, 2001Assignee: Texas Instruments IncorporatedInventors: Frederic Boutaud, Peter N Ehlig
-
Patent number: 6134578Abstract: A data processing device includes an electronic processor responsive to a context signal and operable in alternative processing contexts identified by the context signal. First and second registers are connected to the electronic processor to participate in one processing context while retaining information from another processing context until a return thereto. A context switching circuit is connected to the first and second registers and operates to selectively control input and output operations of the registers to and from the electronic processor depending on the processing context. Other devices, systems and methods are also disclosed.Type: GrantFiled: May 2, 1996Date of Patent: October 17, 2000Assignee: Texas Instruments IncorporatedInventors: Peter N. Ehlig, Frederic Boutaud, James F. Hollander
-
Patent number: 6038649Abstract: An address generating circuit of simple configuration for repeating a selected block of instructions is provided. An instruction address maintained by program counter 72 is compared to register 76 that holds the address of the end of the selected block of instructions. When the end address is detected, the program counter is loaded with a starting address of the block of instructions, which is stored in register 80. Block repeat count register 86 maintains a repeat count. Zero detection circuit 70 delays decrements of register 86 by a number of clock cycles that is equivalent to a pipeline depth for instruction prefetching of a processor connected to program counter 72. The zero detection circuit 70 outputs a loop-end control signal which controls a selector to selectively provide an incremented address or the start address to the program counter. By delaying decrements of register 86, the state of the repeat count is correctly maintained when the processor pipeline is flushed during an interrupt.Type: GrantFiled: December 19, 1997Date of Patent: March 14, 2000Assignee: Texas Instruments IncorporatedInventors: Yuji Ozawa, Shigeshi Abiko, Frederic Boutaud
-
Patent number: 5946483Abstract: A data processing device includes a circuit having status conditions wherein a particular set of the status conditions can occur in operation of the circuit. An instruction register operates to hold a branch instruction conditional on a particular set of the status conditions. A decoder is connected to the instruction register and the circuit. A program counter is coupled to the decoder wherein the decoder is operable to enter a branch address into the program counter in response to the branch instruction when the particular set of the status conditions of the circuit are present.Type: GrantFiled: August 6, 1997Date of Patent: August 31, 1999Assignee: Texas Instruments IncorporatedInventors: Frederic Boutaud, Peter N. Ehlig
-
Patent number: 5907714Abstract: A data processing device includes a circuit having status conditions wherein a particular set of the status conditions can occur in operation of the circuit. An instruction register operates to hold a branch instruction conditional on a particular set of the status conditions. A decoder is connected to the instruction register and the circuit. A program counter is coupled to the decoder wherein the decoder is operable to enter a branch address into the program counter in response to the branch instruction when the particular set of the status conditions of the circuit are present.Type: GrantFiled: August 19, 1994Date of Patent: May 25, 1999Assignee: Texas Instruments IncorporatedInventors: Frederic Boutaud, Peter N. Ehlig
-
Patent number: 5838934Abstract: A circuit for interfacing a processor with a host processor is provided that has a memory associated with the processor that is selectively accessible by either both the processors or by the host processor, a plurality of storage devices selectively interconnectable with the memory and host processor, and a logic circuit interconnected with the storage devices and processors for interconnecting at least a portion of the storage devices to the memory in response to signals from the processors. An integrated circuit is provided that has a microprocessor, a memory associated with said processor that is selectively accessible by said microprocessor or a host processor, a plurality of storage devices selectively interconnectable with said memory and said host processor, and a logic circuit interconnected with said storage devices and interconnectable with said processors for interconnecting at least a portion of said storage devices to said memory in response to signals from said processors.Type: GrantFiled: June 7, 1995Date of Patent: November 17, 1998Assignee: Texas Instruments IncorporatedInventors: Frederic Boutaud, Jason Jones, Marc Couvrat, Oliver Mougenot, Mansoor A. Chishtie
-
Patent number: 5787481Abstract: A system for managing write and/or read access priorities between a central processing unit (CPU) and at least one memory (11) which includes mechanism for managing invalid accesses to the memory, The system comprises: an address comparator (19) able to test at each time instant the equality of the write and read addresses in memory, and in the event of equality of the addresses, to generate a signal (35) representative of a condition of invalid access to the memory. A diversion multiplexer circuit (27) is controlled by the invalid access signal (35), in such a way as to connect the bus (33) for reading to the CPU, either to the memory data read bus (31;31') in the event of the absence of an invalid access, or to the bus (29;29') for writing data from the CPU to the memory in the event of invalid access signal being present, so that the memory data write bus is diverted to the read bus by the CPU in the event of an attempted invalid access of the memory by the CPU.Type: GrantFiled: April 23, 1997Date of Patent: July 28, 1998Assignee: Texas Instruments IncorporatedInventors: Frederic Boutaud, Sigheshi Abiko
-
Patent number: 5765218Abstract: An address generating circuit of simple configuration for circular addressing. A bit isolating circuit 304 extracts an index from an input address. When a step value input to an adder 302 is positive, an index generating circuit subtracts the sum of the index and step value from a block size of a memory region. Depending on the subtraction result, an output which is either the sum of the index and step value or the subtraction result is provided as a new index. When the step value is negative, the index and step value are added. Depending on the addition result, an output which is either the sum of the index, step value, and capacity of the memory region or the addition result is provided as a new index. A bit multiplexer 314 generates the next address from the new index and an address.Type: GrantFiled: March 10, 1995Date of Patent: June 9, 1998Assignee: Texas Instruments IncorporatedInventors: Yuji Ozawa, Shigeshi Abiko, Frederic Boutaud
-
Patent number: 5734927Abstract: An electronic device for transferring data between a serial port and a memory of a CPU is provided having a plurality of data registers for transferring data between said serial port and said memory in response to a first set of control signals, a data bus connected to said registers and said memory for passing data to and from said memory in response to a portion of said first set of control signals, first control circuitry for generating said first set of control signals and for generating at least one interrupt to said CPU, at least one control register connected to said first control circuitry for providing mode control information to said first control circuitry, a plurality of address registers for storing data address, at least one address generator connected to said address registers for automatically generating addresses in response to a second set of control signals, an address bus connected to said address registers, and second control circuitry connected to said address generator, a portion of saiType: GrantFiled: June 8, 1995Date of Patent: March 31, 1998Assignee: Texas Instruments IncorporatedInventors: Frederic Boutaud, Marc Couvrat, Yves Masse, Mansoor A. Chishtie, Alain Vallauri, Ajay Padgaonkar, Jason Jones
-
Patent number: 5652910Abstract: A data processing device includes a circuit having status conditions wherein a particular set of the status conditions can occur in operation of the circuit. An instruction register operates to hold a branch instruction conditional on a particular set of the status conditions. A decoder is connected to the instruction register and the circuit. A program counter is coupled to the decoder wherein the decoder is operable to enter a branch address into the program counter in response to the branch instruction when the particular set of the status conditions of the circuit are present. Other data processing devices, systems and methods are also disclosed.Type: GrantFiled: June 7, 1995Date of Patent: July 29, 1997Assignee: Texas Instruments IncorporatedInventors: Frederic Boutaud, Peter N. Ehlig
-
Patent number: 5617574Abstract: A data processing device includes a circuit having status conditions wherein a particular set of the status conditions can occur in operation of the circuit. An instruction register operates to hold a branch instruction conditional on a particular set of the status conditions. A decoder is connected to the instruction register and the circuit. A program counter is coupled to the decoder wherein the decoder is operable to enter a branch address into the program counter in response to the branch instruction when the particular set of the status conditions of the circuit are present. Other data processing devices, systems and methods are also disclosed.Type: GrantFiled: August 10, 1994Date of Patent: April 1, 1997Assignee: Texas Instruments IncorporatedInventors: Frederic Boutaud, Peter N. Ehlig
-
Patent number: 5586275Abstract: A data processing device includes a data bus and a program bus, a data memory connected to the data bus and having data memory locations, and an electronic computation unit connected to the data bus and an accumulator connected to the electronic computation unit and to the data bus. A logic circuit is connected to the program bus for receiving instructions and connected to the data bus for executing logic operations in accordance with at least some of the instructions. The logic operations affect bits in at least one of the data memory locations independently of the electronic computation unit without affecting the accumulator. A control circuit sends instructions to the logic circuit on the program bus and to the electronic computation unit. Other devices, systems and methods are also disclosed.Type: GrantFiled: April 26, 1994Date of Patent: December 17, 1996Assignee: Texas Instruments IncorporatedInventors: Peter N. Ehlig, Frederic Boutaud
-
Patent number: 5583767Abstract: A data processing device includes a data bus and a program bus, a data memory connected to the data bus and having data memory locations, and an electronic computation unit connected to the data bus and an accumulator connected to the electronic computation unit and to the data bus. A logic circuit is connected to the program bus for receiving instructions and connected to the data bus for executing logic operations in accordance with at least some of the instructions. The logic operations affect bits in at least one of the data memory locations independently of the electronic computation unit without affecting the accumulator. A control circuit sends instructions to the logic circuit on the program bus and to the electronic computation unit. Other devices, systems and methods are also disclosed.Type: GrantFiled: June 7, 1995Date of Patent: December 10, 1996Assignee: Texas Instruments IncorporatedInventors: Peter N. Ehlig, Frederic Boutaud
-
Patent number: 5579218Abstract: A data processing device includes a data bus and a program bus, a data memory connected to the data bus and having data memory locations, and an electronic computation unit connected to the data bus and an accumulator connected to the electronic computation unit and to the data bus. A logic circuit is connected to the program bus for receiving instructions and connected to the data bus for executing logic operations in accordance with at least some of the instructions. The logic operations affect bits in at least one of the data memory locations independently of the electronic computation unit without affecting the accumulator. A control circuit sends instructions to the logic circuit on the program bus and to the electronic computation unit. Other devices, systems and methods are also disclosed.Type: GrantFiled: June 7, 1995Date of Patent: November 26, 1996Assignee: Texas Instruments IncorporatedInventors: Peter N. Ehlig, Frederic Boutaud
-
Patent number: 5579497Abstract: A data processing device includes a data bus and a program bus, a data memory connected to the data bus and having data memory locations, and an electronic computation unit connected to the data bus and an accumulator connected to the electronic computation unit and to the data bus. A logic circuit is connected to the program bus for receiving instructions and connected to the data bus for executing logic operations in accordance with at least some of the instructions. The logic operations affect bits in at least one of the data memory locations independently of the electronic computation unit without affecting the accumulator. A control circuit sends instructions to the logic circuit on the program bus and to the electronic computation unit. Other devices, systems and methods are also disclosed.Type: GrantFiled: June 7, 1995Date of Patent: November 26, 1996Assignee: Texas Instruments IncorporatedInventors: Peter N. Ehlig, Frederic Boutaud
-
Patent number: 5550993Abstract: A data processing device includes an electronic processor responsive to a context signal and operable in alternative processing contexts identified by the context signal. First and second registers are connected to the electronic processor to participate in one processing context while retaining information from another processing context until a return thereto. A context switching circuit is connected to the first and second registers and operates to selectively control input and output operations of the registers to and from the electronic processor depending on the processing context. Other devices, systems and methods are also disclosed.Type: GrantFiled: August 9, 1994Date of Patent: August 27, 1996Assignee: Texas Instruments IncorporatedInventors: Peter N. Ehlig, Frederic Boutaud, James F. Hollander
-
Patent number: 5349687Abstract: A speech recognition system includes an electronic processor responsive to a context signal and operable in alternative processing contexts identified by the context signal. First and second registers are connected to the electronic processor to participate in one processing context while retaining information from another processing context until a return thereto. A context switching circuit is connected to the first and second registers and operates to selectively control input and output operations of the registers to and from the electronic processor depending on the processing context. Other devices, systems and methods are also disclosed.Type: GrantFiled: October 9, 1992Date of Patent: September 20, 1994Assignee: Texas Instruments IncorporatedInventors: Peter N. Ehlig, Frederic Boutaud, James F. Hollander
-
Patent number: 5319792Abstract: A modem includes an electronic processor responsive to a context signal and operable in alternative processing contexts identified by the context signal. First and second registers are connected to the electronic processor to participate in one processing context while retaining information from another processing context until a return thereto. A context switching circuit is connected to the first and second registers and operates to selectively control input and output operations of the registers to and from the electronic processor depending on the processing context. Other devices, systems and methods are also disclosed.Type: GrantFiled: October 9, 1992Date of Patent: June 7, 1994Assignee: Texas Instruments IncorporatedInventors: Peter N. Ehlig, Frederic Boutaud, James F. Hollander