Patents by Inventor Fu-Yuan Hsieh

Fu-Yuan Hsieh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 11600725
    Abstract: A semiconductor power device having shielded gate structure in an active area and trench field plate termination surrounding the active area is disclosed. A Zener diode connected between drain metal and source metal or gate metal for functioning as a SD or GD clamp diode. Trench field plate termination surrounding active area wherein only cell array located will not cause BV degradation when SD or GD poly clamped diode integrated.
    Type: Grant
    Filed: April 8, 2022
    Date of Patent: March 7, 2023
    Assignee: NAMI MOS CO., LTD.
    Inventor: Fu-Yuan Hsieh
  • Publication number: 20230010328
    Abstract: The present invention introduces a new shielded gate trench MOSFETs wherein epitaxial layer having special multiple stepped epitaxial (MSE) layers with different doping concentrations decreasing in a direction from substrate to body regions, wherein each of the MSE layers has uniform doping concentration as grown. Specific on-resistance is significantly reduced with the special MSE structure. Moreover, in sore preferred embodiment, an MSO (multiple stepped oxide) structure is applied to the shielded gate structure to further reduce the specific on-resistance and enhance device ruggedness.
    Type: Application
    Filed: July 6, 2021
    Publication date: January 12, 2023
    Applicant: Nami MOS CO., LTD.
    Inventor: Fu-Yuan HSIEH
  • Patent number: 11515303
    Abstract: A SGT MOSFET having ESD diode and a method of manufacturing the same are disclosed. The SGT trench MOSFET according to the present invention, has n+ doped shielded electrode in an N channel device and requires only two poly-silicon layers, making the device can be shrunk with reducing shielded gate width for Rds reduction without increasing switching loss and having dynamic switching instability.
    Type: Grant
    Filed: March 12, 2021
    Date of Patent: November 29, 2022
    Assignee: NAMI MOS CO., LTD.
    Inventor: Fu-Yuan Hsieh
  • Publication number: 20220367636
    Abstract: An improved SiC trench MOSFET having first and second type gate trenches for formation of a gate electrode, and a grounded P-shield region under the gate electrode for gate oxide electric-field reduction is disclosed. The gate electrodes are disposed into the first type gate trench having a thick oxide layer on trench bottom. The grounded P-shield region surrounding the second type gate trench filled up with the thick oxide layer is connected with a source metal through a grounded P region. The device further comprises a current spreading region surrounding the first type gate trench for on-resistance reduction.
    Type: Application
    Filed: May 17, 2021
    Publication date: November 17, 2022
    Applicant: Nami MOS CO., LTD.
    Inventor: Fu-Yuan HSIEH
  • Publication number: 20220367710
    Abstract: A SiC SJ trench MOSFET having first and second type gate trenches for formation of gate electrodes and super junction regions is disclosed. The gate electrodes are disposed into the first type gate trenches having a thick oxide layer on trench bottom. The super junction regions are formed surrounding the second type gate trenches filled up with the thick oxide layer. The device further comprises gate oxide electric field reducing regions adjoining lower surfaces of body regions and space apart from the gate trenches.
    Type: Application
    Filed: July 27, 2022
    Publication date: November 17, 2022
    Applicant: Nami MOS CO., LTD.
    Inventor: Fu-Yuan HSIEH
  • Patent number: 11462638
    Abstract: A SiC SJ trench MOSFET having first and second type gate trenches for formation of gate electrodes and super junction regions is disclosed. The gate electrodes are disposed into the first type gate trenches having a thick oxide layer on trench bottom. The super junction regions are formed surrounding the second type gate trenches filled up with the thick oxide layer. The device further comprises gate oxide electric field reducing regions adjoining lower surfaces of body regions and space apart from the gate trenches.
    Type: Grant
    Filed: October 19, 2020
    Date of Patent: October 4, 2022
    Assignee: NAMI MOS CO., LTD.
    Inventor: Fu-Yuan Hsieh
  • Publication number: 20220293786
    Abstract: An improved SGT MOSFET having low on-resistance is disclosed in this invention by adding a current spreading region under body region and a method to manufacture the same. With a doping concentration higher than the drift region, the inventive current spreading region can help reducing on-resistance while remaining a target breakdown voltage. Meanwhile, the present invention also features a method of formation of a new MSO structure with LOCOS technique for further improving on-resistance.
    Type: Application
    Filed: March 10, 2021
    Publication date: September 15, 2022
    Applicant: Nami MOS CO., LTD.
    Inventor: Fu-Yuan HSIEH
  • Patent number: 11444164
    Abstract: A SGT MOSFET having two stepped oxide (TSO) structure in gate trench is disclosed, wherein the TSO has thinner oxide thickness along upper sidewalls of the gate trench than along lower sidewalls of the gate trench. The BV can be enhanced as result of the electric filed reduction near channel region, on-resistance is thus reduced. The present invention further comprises a super junction region below the oxide charge balance region, making vertical electrical field more uniform, the BV is further enhanced and on-resistance is further reduced.
    Type: Grant
    Filed: November 9, 2020
    Date of Patent: September 13, 2022
    Assignee: NAMI MOS CO., LTD.
    Inventor: Fu-Yuan Hsieh
  • Publication number: 20220231167
    Abstract: A semiconductor power device having shielded gate structure in an active area and trench field plate termination surrounding the active area is disclosed. A Zener diode connected between drain metal and source metal or gate metal for functioning as a SD or GD clamp diode. Trench field plate termination surrounding active area wherein only cell array located will not cause BV degradation when SD or GD poly clamped diode integrated.
    Type: Application
    Filed: April 8, 2022
    Publication date: July 21, 2022
    Applicant: NAMI MOS CO., LTD.
    Inventor: Fu-Yuan HSIEH
  • Patent number: 11380787
    Abstract: An integrated circuit comprising an SGT MOSFET and a short channel SBR is disclosed. The SBR horizontally disposed in different areas to the SGT MOSFET on single chip creates a low potential barrier for majority carrier in MOS channel for switching loss reduction. Only one additional mask is required for integration of the short channel SBR having thinner gate oxide than the SGT MOSFET. Moreover, in some preferred embodiment, an MSO structure is applied to the shielded gate structure to further reduce the on-resistance.
    Type: Grant
    Filed: May 8, 2020
    Date of Patent: July 5, 2022
    Assignee: NAMI MOS CO, LTD
    Inventor: Fu-Yuan Hsieh
  • Publication number: 20220149161
    Abstract: A SGT MOSFET having two stepped oxide (TSO) structure in gate trench is disclosed, wherein the TSO has thinner oxide thickness along upper sidewalls of the gate trench than along lower sidewalls of the gate trench. The BV can be enhanced as result of the electric filed reduction near channel region, on-resistance is thus reduced. The present invention further comprises a super junction region below the oxide charge balance region, making vertical electrical field more uniform, the BV is further enhanced and on-resistance is further reduced.
    Type: Application
    Filed: November 9, 2020
    Publication date: May 12, 2022
    Applicant: Nami MOS CO., LTD.
    Inventor: Fu-Yuan HSIEH
  • Patent number: 11329155
    Abstract: A semiconductor power device having shielded gate structure in an active area and trench field plate termination surrounding the active area is disclosed. A Zener diode connected between drain metal and source metal or gate metal for functioning as a SD or GD clamp diode. Trench field plate termination surrounding active area wherein only cell array located will not cause BV degradation when SD or GD poly clamped diode integrated.
    Type: Grant
    Filed: February 26, 2020
    Date of Patent: May 10, 2022
    Assignee: NAMI MOS CO., LTD.
    Inventor: Fu-Yuan Hsieh
  • Publication number: 20220123140
    Abstract: A SiC SJ trench MOSFET having first and second type gate trenches for formation of gate electrodes and super junction regions is disclosed. The gate electrodes are disposed into the first type gate trenches having a thick oxide layer on trench bottom. The super junction regions are formed surrounding the second type gate trenches filled up with the thick oxide layer. The device further comprises gate oxide electric field reducing regions adjoining lower surfaces of body regions and space apart from the gate trenches.
    Type: Application
    Filed: October 19, 2020
    Publication date: April 21, 2022
    Applicant: Nami MOS CO., LTD.
    Inventor: Fu-Yuan HSIEH
  • Publication number: 20220088961
    Abstract: The present invention discloses an embedding structure for a wheel cover fitted to an aluminum alloy wheel rim. It comprises a wheel cover having a long slot at a middle, plural engaging legs around the long slot at an inner end surface and each having a positioning protrusion at an outer terminal toward the long slot, two withstanding protrusions protruded from an outer end surface at two ends of the long slot and an engaging groove between the two withstanding protrusions; and a supporting seat disposed in a space defined by the plural engaging legs which has a connection segment at a middle, a tenon connected to the connection segment and corresponding to the long slot, an annular groove formed at an outer edge and corresponding to the positioning protrusion of each of the plural engaging legs for pushing the positioning protrusions outwardly and expanding the plural engaging legs outwardly.
    Type: Application
    Filed: September 21, 2020
    Publication date: March 24, 2022
    Inventor: FU-YUAN HSIEH
  • Publication number: 20220045184
    Abstract: A SGT MOSFET having ESD diode and a method of manufacturing the same are disclosed. The SGT trench MOSFET according to the present invention, has n+ doped gate shielded electrodes in an N channel device and requires only two poly-silicon layers, making the device can be shrunk with reducing shielded gate width for Rds reduction without increasing switching loss and having dynamic switching instability.
    Type: Application
    Filed: May 7, 2021
    Publication date: February 10, 2022
    Inventor: Fu-Yuan HSIEH
  • Publication number: 20210384346
    Abstract: An SGT MOSFET having super junction surrounding lower portion of trenched gates is disclosed. The super junction structure is surrounding lower portion of trenched gates to ensure whole drift region is fully depleted and breakdown occurs at middle of adjacent trenched gates without having early breakdown occurring at trench bottom. Moreover, sensitivity of breakdown voltage on trench bottom oxide thickness and trench depth is significantly relaxed or immune. Avalanche capability is also enhanced.
    Type: Application
    Filed: June 3, 2020
    Publication date: December 9, 2021
    Applicant: Nami MOS CO., LTD.
    Inventor: Fu-Yuan HSIEH
  • Publication number: 20210351289
    Abstract: An integrated circuit comprising an SGT MOSFET and a short channel SBR is disclosed. The SBR horizontally disposed in different areas to the SGT MOSFET on single chip creates a low potential barrier for majority carrier in MOS channel for switching loss reduction. Only one additional mask is required for integration of the short channel SBR having thinner gate oxide than the SGT MOSFET. Moreover, in some preferred embodiment, an MSO structure is applied to the shielded gate structure to further reduce the on-resistance.
    Type: Application
    Filed: May 8, 2020
    Publication date: November 11, 2021
    Applicant: Nami MOS CO., LTD.
    Inventor: Fu-Yuan HSIEH
  • Publication number: 20210320202
    Abstract: A trenched semiconductor power device is disclosed comprising a plurality of trenched gates, each including a pair of split gate electrodes and a shielded gate electrode forming an oxide charge balance region between adjacent trenched gates, and junction charge balance region below trench bottom. The trenched semiconductor power device further comprises a super junction structure including a plurality of alternating P and N regions disposed above a substrate forming a junction charge balance region below the oxide charge balance region for breakdown voltage enhancement and on-resistance reductions.
    Type: Application
    Filed: April 10, 2020
    Publication date: October 14, 2021
    Applicant: Nami MOS CO., LTD.
    Inventor: Fu-Yuan HSIEH
  • Publication number: 20210296488
    Abstract: A trenched semiconductor power device is disclosed comprising a plurality of trenched gates, each including a gate electrode and a shielded gate electrode forming an oxide charge balance region between adjacent trenched gates; and the trenched semiconductor power device further comprises a super junction structure including a plurality of alternating P and N regions disposed above a substrate and forming a junction charge balance region below the oxide charge balance region for breakdown voltage enhancement, on-resistance and output capacitance reductions.
    Type: Application
    Filed: March 19, 2020
    Publication date: September 23, 2021
    Applicant: Nami MOS CO., LTD.
    Inventor: Fu-Yuan HSIEH
  • Patent number: 11114558
    Abstract: An integrated circuit comprising a surrounding gate transistor (SGT) MOSFET and a super barrier rectifier (SBR) is disclosed. The SBR horizontally disposed in different areas to the SGT MOSFET on single chip creates a low potential barrier for majority carrier in MOS channel, therefore has lower forward voltage and reverse leakage current than conventional Schottky Barrier Rectifier. Moreover, in some preferred embodiment, a multiple stepped oxide (MSO) structure is applied to the shielded gate structure to further reduce the on-resistance.
    Type: Grant
    Filed: October 18, 2019
    Date of Patent: September 7, 2021
    Assignee: NAMI MOS CO., LTD.
    Inventor: Fu-Yuan Hsieh